# onsemi

#### AN 4163/D

## 5. Operating and Storage Junction Temperature Range, ${\rm T}_{\rm J}$

The operating and storage junction temperature,  $T_J$  indicates the recommended temperature range in which a MOSFET operates reliably under specified electrical values. Most of standard MOSFETs have  $-55^{\circ}$ C to  $+150^{\circ}$ C temperature range like Table 5.

# Table 5. OPERATING AND STORAGE JUNCTIONTEMPERATURE PARAMETERS

Symbol	Parameter	Ratings	Unit
TJ			



Figure 6. Maximum Continuous Drain Current vs. Case Temperature

Another constraint is caused by the current capability of a package. The  $I_D$  of FDMS86101A at the 25°C case temperature is limited by 60 A in Figure 6 due to its package current capability. Table 8 describes the maximum continuous drain current based on each condition.

### Table 8. CONTINUOUS DRAIN CURRENT PARAMETERS

Symbol	Parameter	Ratings	Unit
I <sub>D</sub>	Continuous Drain Current, T <sub>C</sub> = 25°C	60	A
	Continuous Drain Current, $T_A = 25^{\circ}C$ (Figure 5a)	13	A



Figure 8. On Region Characteristics

Figure 9 expresses the I<sub>D</sub> as the function of the V<sub>GS</sub> at given T<sub>J</sub> and 5 V of V<sub>DS</sub>. There is the crossover point among the transconductance curves at each junction temperature, which is called the Zero Temperature Coefficient, ZTC. If V<sub>GS</sub> is above the ZTC point, a MOSFET has a negative temperature coefficient. It means if some cells within a MOSFET are getting hotter than others, hotter cells have a higher R<sub>DS(on)</sub> and their channels conduct less current, resulting in stabilizing the heat across unit cells. However, interestingly, a MOSFET has the positive temperature coefficient when operating with V<sub>GS</sub> below the ZTC point. The gate threshold voltage, V<sub>GS(th)</sub>, is reduced with the increase of junction temperature, T<sub>J</sub>, and much more drain For example, when FDMS86101A is conducting during 1 ms out of the 2 ms period which is the 0.5 duty cycle, the r(t) from Figure 10 is 0.5. The junction–to–ambient thermal resistance,  $R_{\theta JA}$  on the minimum pad of 2 oz copper is 125°C/W from Table 6. Then the  $Z_{\theta JA}(t)$  of FDMS86101A mounted on the minimum pad of 2 oz copper is 62.5°C/W by using Equation (6).

$$Z_{0,IA}(t) = R_{0,IA} \times r(t) = 125^{\circ}C/W \times 0.5 = 65^{\circ}C/W$$

So the junction temperature of FDMS86101A at  $T_A = 25^{\circ}C$  can be computed using Equation (7).

 $T_{J} = P_{D} \times Z_{\theta JA}(t) + T_{A} = 1 \text{ W} \times 62.5^{\circ}\text{C/W} + 25^{\circ}\text{C} = 87.5^{\circ}\text{C}$ 

Figure 11 provides the single–pulse maximum power dissipation as a function of the single pulse width at  $T_A = 25^{\circ}C$  and on the minimum pad of 2 oz copper PCB. The single–pulse maximum power dissipation can be calculated by using  $Z_{\theta JA}(t)$ . For instance,  $Z_{\theta JA}(t)$  during the 10 ms single pulse is 1.25°C/W (125°C/W × 0.01) at  $T_A = 25^{\circ}C$  if the FDMS86101A is mounted on the minimum pad of 2 oz copper PCB. The single–pulse maximum power dissipation during 10 ms at  $T_A = 25^{\circ}C$  is 100 W.

$$P_{D} = \frac{T_{J} - T_{A}}{Z_{0,JA}(t)} = \frac{150^{\circ}C - 25^{\circ}C}{1.25^{\circ}C/W} = 100 W$$



Figure 11. Single Pulse Maximum Power Dissipation

#### 11. Single Pulse Avalanche Energy, EAS

When the drain–to–source voltage, VDs, exceeds the specified drain–to–source breakdown voltage, BVDss, at the turn–off state; the MOSFET breaks down and conducts the avalanche current, IAs, and goes into avalanche mode. The IAs through the body of the MOSFET causes the high power dissipation that can be translated to the avalanche energy, EAs, and it can destroy the device. Figure 12 is the unclamped inductive switching (UIS) test circuit to show how much IAs a MOSFET withstands during avalanche time, tAv. The Device Under Test (DUT) is connected with an inductor in series, which induces the voltage of the counter–electromotive force. When the MOSFET is turned on for  $t_P$  time, the drain current reaches the point of IAs and

the energy is charged in the inductor. Right after the  $t_p$ , the MOSFET is quickly turned off and the inductor generates the voltage of the counter–electromotive force to increase the voltage of the drain terminal referenced to the ground (V<sub>DS</sub>), which is clamped to BV<sub>DSS</sub>.

The charged inductor energy starts being discharged through the device for the avalanche time, tay. Figure 13 shows the waveform of IAs and VDs in avalanche mode testing.







Waveforms

Figure 14 shows the relationship between  $t_{AV}$  and  $I_{AS}$  a MOSFET withstands at a given the junction temperature,  $T_J$ . There are a), b), c), and d) areas to determine whether or not the device is safe in the Unclamped Inductive Switching (UIS) mode.

- a Under the boundary of various  $T_J$ , the MOSFET is within the UIS capability.
- b Area between two boundaries of 125°C and 100°C of the T<sub>J</sub>. If the starting point of the T<sub>J</sub> is below 125°C before entering avalanche mode, the MOSFET is within the UIS capability.
- c Area between two boundaries of  $100^{\circ}$ C and  $25^{\circ}$ C of the T<sub>J</sub>. If the starting point of the T<sub>J</sub> is below  $100^{\circ}$ C before entering avalanche mode, the MOSFET is within the UIS capability.
- d The MOSFET is out of the UIS capability.

#### AN 4163/D



Figure 16. Gate Charge Waveforms



Figure 17. Gate Charge Test Circuit

The turn–on delay,  $t_{d(on)}$ , is defined as the time to charge the input capacitance,  $C_{iss}$ , before the  $I_D$  flows. The rise time,  $t_r$ , is the time to discharge output capacitance,  $C_{oss}$ , after the MOSFET conducts the  $I_D$  set by the resistor load,  $R_D$ . In the same way, the turn–off delay,  $t_{d(off)}$ , is the time to discharge  $C_{iss}$  after the MOSFET is turned off. The fall time,  $t_f$ , is the time to charge the output capacitance,  $C_{oss}$ , through the load resistor. Figure 19 and Figure 20 show the switching time test circuit and simple waveforms, respectively.



Figure 19. Switching Time Test Circuit



15. Drain to Source Diode Characteristics

Like Table 14, the datasheet gives drain to source diode characteristics such as the source to drain diode forward voltage  $V_{SD}$ , the reverse recovery time  $t_{rr}$ , and the reverse recovery charge  $Q_{rr}$ .

Table 14. DRAIN TO S	SOURCE DIODE CHARACTERISTICS PARAMETER
----------------------	--

Symbol	Parameter	Conditions	Тур	Max	Unit
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	$V_{GS} = 0 V, I_S = 2.1 A$	0.74	1.20	V
		$V_{GS} = 0 V, I_{S} = 13 A$	0.81	1.30	
t <sub>rr</sub>	Reverse Recovery Time	IF = 13 A, di/dt = 100 A/µs	64	102	ns
Q <sub>rr</sub>	Reverse Recovery Charge		102	164	nC

The forward voltage of the intrinsic source-to-drain diode or the body diode is measured at the specific reverse drain current, I<sub>S</sub>. Figure 21 shows the I<sub>S</sub> as the function of body diode forward voltage,  $V_{SD}$ , at given junction temperatures, T<sub>J</sub>. As the T<sub>J</sub> increases, the V<sub>DS</sub> is reduced at the fixed I<sub>S</sub> due to its negative temperature coefficient.



Figure 21. Source to Drain Diode Forward Voltage vs. Source Current

When the body diode is reversely biased right after its forward conduction, it cannot regain the reverse blocking capability until minority charge carriers stored in the body diode are recombined. It results in the reverse–recovery current flow,  $I_{\rm rr}$ , through the body diode. The amount of time it takes body diode to recover is the reverse–recovery time,  $t_{\rm rr}$ . The reverse–



Figure 22. Reverse Recovery Test Circuit

Figure 23. Reverse Recovery Test Waveforms