Is Now Part of



To learn more about ON Semiconductor, please visit our website at
www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

FAIRCHILD SEMICONDUCTOR®

October 2010

74AUP1G57
TinyLogic® Low Power Universal Configurable Two-Input Logic Gate

Features

- 0.8V to 3.6V V_{CC} Supply Operation
- 3.6V Over-Voltage Tolerant I/Os at V_{CC} from 0.8V to 3.6V
- High Speed t_{PD}
  - 2.9ns: Typical at 3.3V
- Power-Off High-Impedance Inputs and Outputs
- Low Static Power Consumption
  - I_{CC}=0.9µA Maximum
- Low Dynamic Power Consumption
  - C_{PD}=2.9pF Typical at 3.3V
- Ultra-Small MicroPak™ Packages

Description

The 74AUP1G57 is a universal configurable 2-input logic gate that provides a high performance and low power solution ideal for battery-powered portable applications. This product is designed for a wide low voltage operating range (0.8V to 3.6V) and guarantees very low static and dynamic power consumption across the entire voltage range. All inputs are implemented with hysteresis to allow for slower transition input signals and better switching noise immunity.

The 74AUP1G57 provides for multiple functions as determined by various configurations of the three inputs. The potential logic functions provided are AND, NAND, OR, NOR, and XNOR, inverter and buffer. Refer to Figures 2 to 8.

Ordering Information

Part Number	Top Mark	Package	Packing Method
74AUP1G57L6X	AB	6-Lead Micropak™, 1.0mm Wide	5000 Units on Tape & Reel
74AUP1G57FHX	AB	6-Lead, MicroPak2™, 1x1mm Body, .35mm Pitch	5000 Units on Tape & Reel

Function Table

Inputs			74AUP1G57
C	**B**	**A**	**Y=Output**
L	L	L	H
L	L	H	L
L	H	L	H
L	H	H	L
H	L	L	L
H	L	H	L
H	H	L	H
H	H	H	H

H = HIGH Logic Level

L = LOW Logic Level

Function Selection Table

2-Input Logic Function	Connection Configuration
2-Input AND	Figure 2
2-Input AND with Both Inputs Inverted	Figure 5
2-Input NAND with Inverted Input	Figure 3, Figure 4
2-Input OR with Inverted Input	Figure 3, Figure 4
2-Input NOR	Figure 5
2-Input NOR with Both Inputs Inverted	Figure 2
2-Input XNOR	Figure 6
Inverter	Figure 7
Buffer	Figure 8

AC Loadings and Waveforms

Physical Dimensions



Notes:

1. CONFORMS TO JEDEC STANDARD M0-252 VARIATION UAAD
2. DIMENSIONS ARE IN MILLIMETERS

4. FILENAME AND REVISION: MAC06AREV4

Physical Dimensions



B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994