

### To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor odd d. c3--ON. d. ...ap SA'FT Nguu3armhr/hh F

arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON

© 2005 Fa

## 74LCX162373

### **Connection Diagrams** Pin Assignment for SSOP and TSSOP ŌĒ1 42 - LE<sub>1</sub> 00 4 - I<sub>0</sub> 01 41 ۰ ا GND GNE 02 0, Pin Assignment for FBGA 1 2 3 4 5 6 00000 4 C ш 0000 C (Top Thru View)

#### **Pin Descriptions**

Pin Names	Description		
OE <sub>n</sub>	Output Enable Input (Active LOW)		
LE <sub>n</sub>	Latch Enable Input		
I <sub>0</sub> —I <sub>15</sub>	Inputs		
O <sub>0</sub> O <sub>15</sub>	Outputs		
NC	No Connect		

#### **FBGA Pin Assignments**

	1	2	3	4	5	6
Α	O <sub>0</sub>	NC	OE <sub>1</sub>	LE <sub>1</sub>	NC	I <sub>0</sub>
В	0 <sub>2</sub>	0 <sub>1</sub>	NC	NC	I <sub>1</sub>	l <sub>2</sub>
С	O <sub>4</sub>	O <sub>3</sub>	V <sub>CC</sub>	V <sub>CC</sub>	l <sub>3</sub>	I <sub>4</sub>
D	O <sub>6</sub>	O <sub>5</sub>	GND	GND	I <sub>5</sub>	I <sub>6</sub>
Е	0 <sub>8</sub>	0 <sub>7</sub>	GND	GND	۱ <sub>7</sub>	I <sub>8</sub>
F	O <sub>10</sub>	O <sub>9</sub>	GND	GND	l <sub>9</sub>	I <sub>10</sub>
G	O <sub>12</sub>	O <sub>11</sub>	V <sub>CC</sub>	V <sub>CC</sub>	I <sub>11</sub>	I <sub>12</sub>
н	0 <sub>14</sub>	0 <sub>13</sub>	NC	NC	I <sub>13</sub>	I <sub>14</sub>
J	O <sub>15</sub>	NC	OE <sub>2</sub>	LE <sub>2</sub>	NC	I <sub>15</sub>

#### **Truth Tables**

Inputs			Outputs	
LE <sub>1</sub>	OE <sub>1</sub>	I <sub>0</sub> –I <sub>7</sub>	0 <sub>0</sub> –0 <sub>7</sub>	
Х	Н	Х	Z	
н	L	L	L	
н	L	н	н	
L	L	Х	O <sub>0</sub>	
	Inputs		Outputs	
LE <sub>2</sub>	Inputs OE <sub>2</sub>	I <sub>8</sub> –I <sub>15</sub>	Outputs O <sub>8</sub> -O <sub>15</sub>	
LE <sub>2</sub>	Inputs OE <sub>2</sub> H	I <sub>8</sub> –I <sub>15</sub> X	Outputs O <sub>8</sub> -O <sub>15</sub> Z	
<b>LE</b> 2 Х Н	Inputs OE <sub>2</sub> H L	<mark>I<sub>8</sub>-I<sub>15</sub></mark> Х L	Outputs O <sub>8</sub> -O <sub>15</sub> Z L	
<b>LE</b> 2 Х Н Н	Inputs OE <sub>2</sub> H L L	<b>I8-I</b> 15 Х L H	Outputs   O <sub>8</sub> -O <sub>15</sub> Z   L   H	

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance

 $O_0 = Previous O_0$  before HIGH-to-LOW transition of Latch Enable

#### **Functional Description**

The LCX162373 contains sixteen D-type latches with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE<sub>n</sub>) input is HIGH, data on the I<sub>n</sub> enters the latches. In this condition the latches are transparent, i.e. a latch output will change state each time

its I input changes. When LE<sub>n</sub> is LOW, the latches store information that was present on the I inputs a setup time preceding the HIGH-to-LOW transition of LE<sub>n</sub>. The 3-STATE standard outputs are controlled by the Output Enable  $(\overline{OE}_n)$  input. When  $\overline{OE}_n$  is LOW, the standard outputs are in the 2-state mode. When  $\overline{OE}_n$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

74LCX162373

#### Logic Diagrams



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

www.fairchildsemi.com

#### Absolute Maximum Ratings(Note 4)

Symbol	Parameter	Value	Conditions	Units
V <sub>CC</sub>	Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	
		–0.5 to V <sub>CC</sub> + 0.5	Output in HIGH or LOW State (Note 5)	v
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	
	+50	$V_{O} > V_{CC}$	mA	
I <sub>O</sub>	DC Output Source/Sink Current	±50		mA
I <sub>CC</sub>	DC3103 -1.71001 0 6.NTF6 1 Tf21 Tc	c ( V)Tj 5.52 0 0 5.5L85	Tc (CC)Tj 6.96 9 TD 0 Tc (I)Tj 5.52 0 0 5.52	2 1(66.961CC

#### Recommended Operating Conditions (Note 6)

Note 4: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 5: I<sub>O</sub> Absolute Maximum Rating must be observed.

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

**DC Electrical Characteristics** 

DC	Electrical	Characteristics	(Continued)
----	------------	-----------------	-------------

Note 7: Outputs disabled or 3-STATE only.

#### **AC Electrical Characteristics**

Note 8:

74LCX162373

www.fairchildsemi.com

# 74LCX162373

AC LOADING and WAVEFORMS Generic for LCX Family

FIGURE 1. AC Test Circuit (CL









www.fairchildsemi.com

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="http://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the right