

Is Now Part of



To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.



February 1994 Revised May 2005

74LCX16245

Low Voltage 16-Bit Bidirectional Transceiver with 5V Tolerant Inputs and Outputs

General Description

The LCX16245 contains sixteen non-inverting bidirectional The OE


Features ■ 5V tolerant in

- 5V tolerant inputs and outputs
- 2.3V-3.6V V_{CC} specifications provided
- \blacksquare 4.5 ns t_{PD} max (V $_{CC}$ $\,$ 3.3V), 20 μA I_{CC} max
- Power down high impedance inputs and outputs

inputs disable both the A and B ports by placing them in a high impedance state.

The LCX16245 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

		1



AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)


Test	Switch	
t _{PLH} , t _{PHL}	Open	
t _{PZL} , t _{PLZ}	6V at V_{CC} 3.3 \pm 0.3V V_{CC} x 2 at V_{CC} 2.5 \pm 0.2V	
t _{PZH} ,t _{PHZ}	GND	



Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and \mathbf{t}_{rec} Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic








FIGURE 2. Waveforms (Input Characteristics; f =1MHz, $t_r = t_f = 3ns$)

Symbol $$v_{\text{CC}}$$ 3.3V $_{\pm}$









48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

