

June 2005 Revised August 2024

# 74LCXP16245

# Low Voltage 16-Bit Bidirectional Transceiver with 5V Tolerant Inputs/Outputs and Pull-Down Resistors

# **General Description**

The LCXP16245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is designed for low voltage (2.5V or 3.3V) V<sub>CC</sub> applications with capability of interfacing to a 5V signal environment. The device is byte controlled. Each byte has separate control inputs which could be shorted together for full 16-bit operation. The  $T/\overline{R}$ inputs determine the direction of data flow through the device. The OE inputs disable both the A and B ports by placing them in a high impedance state.

In addition, A and B port datapath pins have built-in resistors to GND allowing the pins to float without any increase in  $I_{CC}$  current. This feature is intended to address modular and space constrained applications where additional space consumed by external resistors is not available.

The LCXP16245 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

# **Features**

- 5V tolerant inputs and outputs
- 2.3V-3.6V V<sub>CC</sub> specifications provided
- I/O pull-down resistors terminate inactive busses ensuring a stable bus state
- 5.5 ns  $t_{PD}$  max ( $V_{CC} = 3.3V$ ), 20  $\mu$ A  $I_{CC}$  max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- $\pm 24$  mA output drive ( $V_{CC} = 3.0V$ )
- Pinout compatible with 74 series 16245
- Latch-up performance exceeds 500 mA
- ESD performance:


Human body model > 2000V Machine model > 200V

Note 1: To ensure the high-impedance state during power up or down  $\overline{\text{OE}}$ should be tied to V<sub>CC</sub> through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

# **Ordering Code:**

₹

# **Connection Diagram**





# **Truth Tables**

### Inputs

| OE <sub>1</sub> | T/R <sub>1</sub> | Outputs   |
|-----------------|------------------|---|
| L               | L                | Bus B <sub>0</sub> -B <sub>7</sub> Data to Bus A <sub>0</sub> -A <sub>7</sub> |
| L               | Н                | Bus A <sub>0</sub> -A <sub>7</sub> Data to Bus B <sub>0</sub> -B <sub>7</sub> |
| Н               | Χ                | HIGH Z State on $\rm A_0A_7,B_0B_7$ (Note 2)                                  |
|                 |                  |   |

# Inputs

651.49 i-13A.96 0 0 6.96 392.97 553.29 Tm c5.25 565.77 Tm (2)

Outputs  $\overline{\mathsf{OE}}_2$ T/R<sub>2</sub>

Bus B<sub>8</sub>-B<sub>15</sub> Data to Bus A<sub>8</sub>

- H = HIGH Voltage Level L = LOW Voltage Level
- X = Immaterial
- Z = High Impedance

Note 2: A and B port inputs are still active.

# **Functional Descriptions**

The LCXP16245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs. the device is byte controlled. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The T/R inputs determine the direction of data flow through the device.

The  $\overline{\text{OE}}$  inputs disable both the A and B ports by placing them in a high impedance state. The pulldown resistor (30K $\Omega$  normal) to GND is active only when the outputs are 3-STATED ( $\overline{OE}$  = HIGH). When the outputs become active ( $\overline{OE}$  = LOW) the resistor is removed from the circuit.

# **Logic Diagram**

|   | DC Electrical Characteristics (Continued) |
|---|---|
|   |   |
| • | Note 5: Outputs disabled or 3-STATE only. |
|   | AC Electrical Characteristics             |
|   |   |
|   |   |
|   |   |
|   |   |
|   | Note 6:                                   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |

# AC LOADING and WAVEFORMS Generic for LCX Family





FIGURE 1. AC Test Circuit ( $C_L$  includes probe and jig capacitance)

| Test                                | Switch  |  |  |
|-------------------------------------|---|--|--|
| t <sub>PLH</sub> , t <sub>PHL</sub> | Open  |  |  |
| t <sub>PZL</sub> , t <sub>PLZ</sub> | 6V at $V_{CC}$ = 3.3 $\pm$ 0.3V $V_{CC}$ x 2 at $V_{CC}$ = 2.5 $\pm$ 0.2V |  |  |
| t <sub>PZH</sub> , t <sub>PHZ</sub> | GND   |  |  |



Waveform for Inverting and Non-Inverting Functions




3-5...E Output High Encole and Disable Times to Logic




Propagation L (a) Pulse Wighth and  $t_{\rm reg}$  Waveforms



Setup Time, Hold Time and Recovery Time for Logic




3-STATE Output Low Enable and Disable Times for Logic



t<sub>rise</sub> and t<sub>fall</sub>

FIGURE 2. Waveforms (Input Characteristics; f = 1MHz,  $t_r = t_f = 3ns$ )

| Symbol          | V <sub>CC</sub>        |                        |                         |  |  |
|-----------------|------------------------|------------------------|-------------------------|--|--|
| Cymbol          | 3.3V ± 0.3V            | 2.7V                   | 2.5V ± 0.2V             |  |  |
| V <sub>mi</sub> | 1.5V                   | 1.5V                   | V <sub>CC</sub> /2      |  |  |
| V <sub>mo</sub> | 1.5V                   | 1.5V                   | V <sub>CC</sub> /2      |  |  |
| V <sub>x</sub>  | V <sub>OL</sub> + 0.3V | V <sub>OL</sub> + 0.3V | V <sub>OL</sub> + 0.15V |  |  |
| $V_{v}$         | V <sub>OH</sub> – 0.3V | V <sub>OH</sub> – 0.3V | V <sub>OH</sub> – 0.15V |  |  |



# Resistors

# Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 12.50±0.10 0.40 TYP -B-8.10 O.2 C B A ALL LEAD TIPS PIN #1 IDENT. LAND PATTERN RECOMMENDATION 0.1 C — SEE DETAIL A 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.