


Pin Description

Pin Names	Description
-	* • * • • • • • • • • • • • • • • • • •
/	/ 3 3 3
A ₀ A ₇	´♣ A 3- A
B ₀ B ₇	↑ B

Logic Diagram

, ... C, ᢏ ,



				$T_A = -40^{\circ}C$	to +85°C	
Symbol	Parameter	V _{CC} (V)	Conditions	Min	Max	Unit
	66.	2.3 2.7		1.7		
		2.7 3.6		2.0		
	33	2.3 2.7			0.7	
		2.7 3.6			8.0	
	55	2.3 3.6	$= 100_1 A$	CC 0.2		
		2.3	= 4 A	1.8		
		2.7	= 4 A	2.2		
		3.0	= 6 A	2.4		
		2.7	= 8 A	2.0		
		3.0	= 12 A	2.0		
		2.3 3.6	$= 100_1 \text{ A}$		0.2	
		2.3	= 4 A		0.6	
		2.7	= 4 A		0.4	
		3.0	= 6 A		0.55	
		2.7	= 8 A		0.6	
		3.0	= 12 A		0.8	
	5 , 5 C	2.3 3.6	$0 \le \le 5.5$, 5.0	1 A
3-	A / 5 , 5	2.3 3.6	$0 \le \le 5.5$,		₂ 5.0	1 A
	'a 'a . 'a C'a	0	= = 5.5		10	1 A
CC	5 5 y C 5	2.3 3.6			10	1 A
		2.3 3.6			, 10	
Δ_{CC}	6 CC. 6	2.3 3.6	= _{CC} 0.6		500	1 A
lote:						

AC Electrical Characteristics

 T_A

Symbol Parameter

, _ C, _ , _ , .


Dynamic Switching Characteristics

								$T_A = 25^{\circ}C$	
Symbol		Paramet	ter	V _{CC} (V)	Co	nditions		Typical	Unit
	Ć,	y ,	´\$	3.3	C = 5Q ,	= 3.3 ,	= 0	0.5	
				2.5	C = 3Q ,	= 2.5 ,	= 0	0.4	
	ĺ,	y,	(3.3	C = 5Q ,	= 3.3 ,	= 0	0.5	
				2.5	C = 3Q ,	= 2.5 ,	= 0	0.4	

Capacitance


Symbol	Parameter	Conditions	Typical	Units
С	., C,	cc = , 1, = 0 cc	7	
С	, C,	CC = 3.3 , = 0 CC	86	
С	. C	CC = 3.3 , = 0 CC = 10	25	•
	CON REPORT OF RE	CONNENDED FOR NEW CONNERDED FOR MENDED FOR MENDED FOR MATICAL CONTROL OF THE PORTION OF THE PORT		

AC Loading and Waveforms ('5. '5... C y)




Test	Switch		
,	J 4.		
,	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		
,			


Figure 1. AC Test Circuit (C_L includes probe and jig capacitance)




Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and t_{rec} Waveforms



Setup Time, Hold Time and Recovery Time for Logic




3-STATE Output Low Enable and Disable Times for Logic

, ... C, ᢏ , ... , .

t_{rise} and t_{fall}

Figure 2. Waveforms (Input Characteristics; f = 1MHz, $t_r = t_f = 3ns$)





Figure 3. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/



Physical Dimensions (C)		
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRU®		
Figure 5. 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wi	de	
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representation the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and specifically the warranty therein, which covers Fairchild products.	ge in ar ntative t	to verify or
Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:		
http://www.fairchildsemi.com/packaging/		

Physical Dimensions (C. . . .) SEE DETAIL ALL LEAD TIPS DIMENSIONS ARE IN MILLIMETERS -0.6±0.1-D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 19

Figure 6. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

MTC20REVD1