




Connection Diagram



Logic Symbol

Truth Table

Inputs: OE, A₀-A₇
 Outputs: B₀-B₇

Pin Description

Pin Names	Description
OE	Output Enable
A ₀ A ₇	3-bit A
B ₀ B ₇	3-bit A

Note:

- 2.

Logic Diagram

Absolute Maximum Ratings

Symbol	Parameter	Rating
CC	V _{CC}	0.5 to +7.0
C	V _C	0.5 to +7.0

Note:

3. A

Recommended Operating Conditions⁽⁴⁾

Symbol	Parameter	Rating
C	V _C	0.5 to +7.0

Note:

4. V_{CC} = 5V

DC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)	Conditions	T _A = -40°C to +85°C		Units
				Min	Max	
		2.3 2.7		1.7		
		2.7 3.6		2.0		
		2.3 2.7			0.7	
		2.7 3.6			0.8	
		2.3 3.6	= 100 _Ω A	CC 0.2		
		2.3	= 4 A	1.8		
		2.7	= 4 A	2.2		
		3.0	= 6 A	2.4		
		2.7	= 8 A	2.0		
		3.0	= 12 A	2.0		
		2.3 3.6	= 100 _Ω A		0.2	
		2.3	= 4 A		0.6	
		2.7	= 4 A		0.4	
		3.0	= 6 A		0.55	
		2.7	= 8 A		0.6	
		3.0	= 12 A		0.8	
	3- A / C	2.3 3.6	0 ≤ ≤ 5.5		2 5.0	1 A
		2.3 3.6	0 ≤ ≤ 5.5 , =		2 5.0	1 A
CC	C C	0	= 5.5		10	1 A
		2.3 3.6	= CC		10	1 A
Δ CC	CC	2.3 3.6	3.6 ≤ , ≤ 5.5 (5)		2 10	
		2.3 3.6	= CC 0.6		500	1 A

Note:
5. 3- A y.

AC Electrical Characteristics

Symbol	Parameter	T _A	
		Min	Max

Note:
6. () () y y

Dynamic Switching Characteristics

Symbol	Parameter	V _{CC} (V)	Conditions	T _A = 25°C	
				Typical	Unit
		3.3	C = 50, = 3.3, = 0	0.5	
		2.5	C = 30, = 2.5, = 0	0.4	
		3.3	C = 50, = 3.3, = 0	0.5	
		2.5	C = 30, = 2.5, = 0	0.4	


Capacitance

Symbol	Parameter	Conditions	Typical	Units
C	C _{in}	C _{CC} = 0, = 0	7	pF
C	C _{in}	C _{CC} = 3.3, = 0	8	pF
C	C _{in}	C _{CC} = 3.3, = 0, C _{CC} = 10	25	pF

DISCONTINUED


THIS DEVICE IS NOT RECOMMENDED FOR NEW DESIGN
PLEASE CONTACT YOUR onsemi
REPRESENTATIVE FOR INFORMATION

AC Loading and Waveforms (Figure 1)




Test	Switch
1	
2	6
3	CC = 3.3, 0.3
4	CC = 2.5, 0.2


Figure 1. AC Test Circuit (C_L includes probe and jig capacitance)




Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay, Pulse Width and t_{rec} Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic

t_{rise} and t_{fall}

Figure 2. Waveforms (Input Characteristics; $f = 1\text{MHz}$, $t_r = t_f = 3\text{ns}$)



Physical Dimensions




Figure 3. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

<http://www.fairchildsemi.com/packaging/>



Physical Dimensions (Dimensions in Millimeters)



C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS


Figure 5. 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

<http://www.fairchildsemi.com/packaging/>

Physical Dimensions (Dimensions in Millimeters)



D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 19

MTC20REV D1

Figure 6. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

<http://www.fairchildsemi.com/packaging/>

