

Dual Bootstrapped 12 V MOSFET Driver with Output Disable


TABLE OF CONTENTS




REVISION HISTORY

01/08 - Rev 2: Conversion to ON Semiconductor

9/07-Rev. 0 to Rev. A



4/05—Revision 0: Initial Version



ا وح

SPECIFICATIONS

11-41941

Table 1.


Parameter	Symbol	Conditions	Min	Тур	Max	Unit
PWM INPUT						
I -, V ,, . H.			2.0			V
I ·, V " . L					8.0	٧
I • , C· , ,			J 1		+1	, A
H			90	250		ΙV
OD INPUT						
I · , V " . H.			2.0			٧
I ·, V " . L					8.0	٧
I • , C· , ,			J 1		+1	, A
H _ , , ,			90	250		ΙV
P D T(1 - 2	- · · · OD	S F ₁ - 3		20	35	
	- · OD	S F ₁ - 3		40	55	
HIGH-SIDE DRIVER						
O R +, S + C		BSTJ SW = 12 V		2.2	3.5	_
O R , S C		BSTJ SW = 12 V		1.0	2.5	_
OR ,U ,		BSTJ SW = 0 V		10		
T to Til	- DRVH	BSTJ SW = 12 V, $C_{LOAD} = 3$ F, $F_{LOAD} = 4$		25	40	
	, DRVH	BSTJ SW = 12 V , $C_{LOAD} = 3 \text{ F}$, $F_1 - 4$		20	30	
P_{ν} . P_{ν} D_{ν} P_{ν} $T_{\nu}I$ P_{ν}	_ DRVH	BSTJ SW = 12 V , $C_{LOAD} = 3 \text{ F}$, $F_1 - 4$		25	40	
	。 DRVH	BSTJ SW = 12 V, $C_{LOAD} = 3$ F, $F_{L} - 4$		25	35	
SW P,-D \ R \ \ .		SW, PGND		10		· _
LOW-SIDE DRIVER						
O R + , S + _ C				2.0	3.2	_
O R , S C				1.0	2.5	_
O R,U		VCC = PGND		10		· _
T O TH	- DRVL	$C_{LOAD} = 3$ F, F. 4		20	35	
	_ DRVL	$C_{LOAD} = 3$ F, F ₁ · 4		16	30	
P_{i} D_{i} $T_{i}I$ 2	_ DRVL	$C_{LOAD} = 3$ F, F, 4		12	35	
	。 DRVL	$C_{LOAD} = 3$ F, F, 4		30	45	
TI D		SW = 5 V	110	190		
		SW = PGND	95	150		


S- , V , , R ,


Vcc

ABSOLUTE MAXIMUM RATINGS


TIMING CHARACTERISTICS









THEORY OF OPERATION






APPLICATION INFORMATION


SUPPLY CAPACITOR SELECTION







OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com