

ADP3611

D **B** **MO** **FE** **D**
W **O** **D** **, H**



ON Semiconductor

<http://onsemi.com>

DFN8
CP SUFFIX
CASE 506AA



MARKING DIAGRAMS



Features

- All in one Synchronous Buck Driver
- One PWM Signal Generates Both Drives
- Anticross conduction Protection Circuitry
- Output Disable Function
- Crowbar Control
- Synchronous Override Control
- This is a Pb Free Device

Applications

- Mobile Computing CPU Core Power Converters
- Multiphase Desk note CPU Supplies
- Single supply Synchronous Buck Converters
- Nonsynchronous to Synchronous Drive Conversion

ADP3611

SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM




Figure 1. MSOP-10 Package Block Diagram

GENERAL APPLICATION CIRCUIT




Figure 2. MSOP-10 Package Application Circuit

Table 1. ORDERING INFORMATION

Model	Temperature Range	Package Description	Package Option	Quantity per Reel	Branding
-	- ° °	-	-	-	-


ADP3611

Table 2. ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
-----------	--------	------------	-----	-----	-----	------

LOGIC INPUTS (IN, \overline{SD} , \overline{DRVLSD} , CROWBAR)

ADP3611



ADP3611

Table 3. ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Unit
	-	
	-	
	-	
	-	
	-	
	-	
	-	
	-	
	-	
	-	
-	-	°
-		°
	-	°
	-	

Table 4. PIN FUNCTION DESCRIPTIONS

Pin No.
QFN

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 13. DRVH and DRVL t_{pdh} vs. Temperature




Figure 14. DRVH and DRVL t_{pdl} vs. Temperature




Figure 15. IN Pin Input Current vs. Input Voltage




Figure 16. Supply Current vs. Frequency




Figure 17. Supply Current vs. Temperature

ADP3611

THEORY OF OPERATION

The ADP3611 is a dual MOSFET driver optimized for driving two N-channel MOSFETs in a synchronous buck converter topology. A single PWM input signal is all that is required to properly drive the high-side and the low-side MOSFETs. Each driver is capable of driving a 3 nF load at speeds up to 1 MHz. A more detailed description of the ADP3611 and its features follows. Refer to the detailed block diagram in Figure 18.




Figure 18. Detailed Block Diagram of the ADP3611

Undervoltage Lockout

The undervoltage lockout (UVLO) circuit hold4-twboth for

ADP3611

polarity reversal of the inductor current to maximize light load conversion efficiency. $\overline{\text{DRVLS}}D$ can also be pulled low for reverse voltage protection purposes.

When $\overline{\text{DRVLS}}D$ is low, the low-side driver stays low. When $\overline{\text{DRVLS}}D$ is high, the low-side driver is enabled and controlled by the driver signals, as previously described.

Low-Side Driver Timeout

In normal operation, the DRVH signal tracks the IN signal and turns off the Q1 high-side switch with a few 10 ns delay ($t_{pd1\text{DRVH}}$) following the falling edge of the input signal. When Q1 is turned off, DRVL is allowed to go high, Q2 turns on, and the SW node voltage collapses to zero. But in a fault condition such as a high-side Q1 switch drain-source short circuit, the SW node cannot fall to zero, even when DRVH goes low. The ADP3611 has a timer circuit to address this scenario. Every time the IN goes low, a DRVL on-time delay timer is triggered. If the SW node voltage does not trigger a low-side turn-on, the DRVL on-time delay circuit does it instead, when it times out with $t_{\text{SW(TO)}}$ delay. If Q1 is still turned on, that is, its drain is shorted to the source, Q2 turns on and creates a direct short circuit across the V_{DCIN} voltage rail. The crowbar action causes the fuse in the V_{DCIN} current path to open. The opening of the fuse saves the load (CPU) from potential damage that the high-side switch short circuit could have caused.

Crowbar Function

In addition to the internal low-side drive time-out circuit, the ADP3611 includes a CROWBAR input pin to provide a means for additional overvoltage protection. When CROWBAR goes high, the ADP3611 turns off DRVH and turns on DRVL. The crowbar logic overrides the overlap protection circuit, the shutdown logic, the $\overline{\text{DRVLS}}D$ logic,

Power and Thermal Considerations

The major power consumption of the ADP3611-based driver circuit is from the dissipation of MOSFET gate charge. It can be estimated as

$$\approx V_{CC} \times I_{GATE} + Q_{GATE} \times f_{MAX}$$

where:


V_{CC} is the supply voltage 5 V.

f_{MAX}

ADP3611

PACKAGE DIMENSIONS

DFN8



ADP3611

PACKAGE DIMENSIONS

MSOP10

-

