Description


The CAT4003B and CAT4004B provide respectively three and four matched low dropout current sources to drive LEDs. The CAT400XB requires no external RSET resistor. The LED current is internally set to 25 mA wh

MARKING DIAGRAMS


BHA YM	

UDFN8 (2 x 2 mm)

- BH = CAT4004B Device Code
- A = Assembly Location Code
- Y = Production Year (last digit)
- M = Production Month: 1 9, O, N, D



- KL = CAT4003B Device Code
- A = Assembly Location Code



- KL = CAT4003B Device Code
- Y = Production Year (last digit)
- M = Production Month: 1 9, O, N, D



- L4 = CAT4003B Device Code
- A = Assembly Location Code
- YW = Year and Work Week

PIN CONNECTIONS (Top View)



TYPICAL CHARACTERISTICS

(CAT4003B, V_{IN} = 4 V, V_F = 3.3 V, I_{OUT} = 75 mA (3 LEDs at 25 mA), C_{IN} = 1 μ F, T_{AMB} = 25°C unless otherwise specified.)




Figure 6. Dropout Characteristics




Figure 7. Efficiency vs. Input Voltage




Figure 8. Power Up Waveform




Figure 10. Line Transient Waveform




Figure 9. Power Down Waveform




Figure 11. Dimming Levels

Pin Functions

VIN is the supply pin for the charge pump. A small $1 \mu F$ ceramic bypass capacitor is required between the VIN pin and ground near the device. The operating input voltage range is from 2.4 V to 5.5 V. Whenever the input supply falls below the under-voltage threshold (2.0 V), all the LED channels are disabled and the device enters shutdown mode.


EN/DIM is the enable and one wire dimming input for all LED channels. Levels of logic high and logic low are set at 1.3 V and 0.4 V respectively. When EN/DIM is initially taken high, the CAT400XB becomes enabled and all LED currents are set to the full scale 25 mA. To place the device

into "zero urrent" shutdown mode, the EN/DIM pin must be held lov for 3 ms typical

LED1 to] **ED4** provide the internal regulated current for each of the JED cathodes. The pins enter a high impedance zero currer state whenever the device is placed in shutdown mode.

GND is the ground reference for the device. The pin must be connected \rightarrow the ground plane on the PCB.

TAB (CAI 004B only) is the exposed pad underneath the package. I r best thermal performance, the tab should be soldered to the PCB and connected to the ground plane.





TSOP-6 3.00x1.50x0.90, 0.95P CASE 318G ISSUE W

DATE 26 FEB 2024

NDTES: 1. DIMENSIONING AND TOLERAN

TSOP-6 3.00x1.50x0.90, 0.95P CASE 318G ISSUE W

DATE 26 FEB 2024

GENERIC **MARKING DIAGRAM***





XXX = Specific Device Code A =Assembly Location

Υ = Year

W = Work Week


= Pb-Free Package •

STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:	STYLE 6:
PIN 1. DRAIN	PIN 1. EMITTER 2	PIN 1. ENABLE	PIN 1. N/C	PIN 1. EMITTER 2	PIN 1. COLLECTOR
2. DRAIN	2. BASE 1	2. N/C	2. V in	2. BASE 2	2. COLLECTOR
3. GATE	3. COLLECTOR 1	3. R BOOST	3. NOT USED	3. COLLECTOR 1	3. BASE
4. SOURCE	4. EMITTER 1	4. Vz	4. GROUND	4. EMITTER 1	4. EMITTER
5. DRAIN	5. BASE 2	5. V in	5. ENABLE	5. BASE 1	5. COLLECTOR
6. DRAIN	6. COLLECTOR 2	6. V out	6. LOAD	6. COLLECTOR 2	6. COLLECTOR
STYLE 7:	STYLE 8:	STYLE 9:	STYLE 10:	STYLE 11:	STYLE 12:
PIN 1. COLLECTOR	PIN 1. Vbus	PIN 1. LOW VOLTAGE GATE	PIN 1. D(OUT)+	PIN 1. SOURCE 1	PIN 1. I/O
2. COLLECTOR	2. D(in)	2. DRAIN	2. GND	2. DRAIN 2	2. GROUND
3. BASE	3. D(in)+	3. SOURCE	3. D(OUT)-	3. DRAIN 2	3. I/O
4. N/C	4. D(out)+	4. DRAIN	4. D(IN)-	4. SOURCE 2	4. I/O
5. COLLECTOR	5. D(out)	5. DRAIN	5. VBUS	5. GATE 1	5. VCC
6. EMITTER	6. GND	6. HIGH VOLTAGE GATE	6. D(IN)+	6. DRAIN 1/GATE 2	6. I/O





SC-88 (SC-70 6 Lead), 1.25x2 CASE 419AD ISSUE A

DATE 07 JUL 2010










SIDE VIEW

Notes:

(1) All dimensions are in millimeters. Angles in degrees.

(2) Complies with JEDEC MO-203.




END VIEW




TSOT-23, 6 LEAD CASE 419AF-01 ISSUE O

DATE 19 DEC 2008



SYMBOL	MIN	NOM	МАХ
А			1.00
A1	0.01	0.05	0.10
A2	0.80	0.87	0.90
b	0.30		0.45
с	0.12	0.15	0.20
D	2.90 BSC		
E	2.80 BSC		
E1	1.60 BSC		
е	0.95 TYP		
L	0.30	0.40	0.50
L1	0.60 REF		
L2	0.25 BSC		
θ	0 8		8


TOP VIEW



SIDE VIEW

Notes:

- (1) A .803 1.93∎D1 1.18 (2) C ⊯e wy h∎3D∎≣C e . 🛋
- -193.





END VIEW

DOCUMENT NUMBER:	98AON34406E Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSOT-23, 6 LEAD		PAGE 1 OF 1
onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.			

SCALE 2:1

NOTE 4









NOTES:

DATE 13 NOV 2015


- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION & APPLIES TO PLATED TERMI-NALS AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP. 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. 5. FOR DEVICE OPN CONTAINING W OPTION, DETAIL B ALTERNATE CONSTRUCTION IS NOT APPLICABLE.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.45	0.55	
A1	0.00	0.05	
A3	0.13 REF		
b	0.18	0.30	
D	2.00 BSC		
D2	1.50	1.70	
E	2.00 BSC		
E2	0.80	1.00	
е	0.50 BSC		
L	0.20	0.45	

D2 DETAIL A -L E2 Φ 0.05 **BOTTOM VIEW**

SOLDERING FOOTPRINT*

AB



*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

1

onsemi, , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or incruit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi