




Digital Transistors (BRT) **R1 = 4.7 k Ω , R2 = 47 k Ω**

MUN2133, MMUN2133L, MUN5133, DTA143ZE, DTA143ZM3, NSBA143ZF3

This series of digital transistors is designed to replace a single device and its external resistor bias network. The Bias Resistor Transistor (BRT) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base-emitter resistor. The BRT eliminates these individual components by integrating them into a single device. The use of a BRT can reduce both system cost and board space.

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- S and NSV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant



		-	
		-	
		-	
		-	
		-	
		-	

	o	-	
		-	



--	--	--	--

-

o			o
o			o
	θ		o
	θ		o
		-	o

-

o			o
o			o
	θ		o
	θ		o
		-	o

-

-

o			o
o			o
	θ		o
	θ		o
		-	o

-

o			o
o			o
	θ		o
		-	o

-

o			o
o			o
	θ		o
		-	o



--	--	--	--


-

o			o
---	--	--	---

0







SCALE 4:1

SOT 23 (TO 236) 2.90x1.30x1.00 1.90P
CASE 318
ISSUE AU

DATE 14 AUG 2024

SOT 23 (TO 236) 2.90x1.30x1.00 1.90P
CASE 318
ISSUE AU

DATE 14 AUG 2024

STYLE 6:
PIN 1. BASE
2. EMITTER
3. COLLECTOR

STYLE 7:
PIN 1. EMITTER
2. BASE
3. COLLECTOR

STYLE 8:
PIN 1. ANODE
2. NO CONNECTION
3. CATHODE

STYLE 9:
PIN 1. ANODE
2. ANODE
3. CATHODE

STYLE 10:
PIN 1. DRAIN
2. SOURCE
3. GATE

STYLE 11:
PIN 1. ANODE
2. CATHODE
3. CATHODE-ANODE

STYLE 12:
PIN 1. CATHODE
2. CATHODE
3. ANODE

STYLE 13:
PIN 1. SOURCE
2. DRAIN
3. GATE

STYLE 14:
PIN 1. CATHODE
2. GATE
3. ANODE

STYLE 15:
PIN 1. GATE
2. CATHODE
3. ANODE

STYLE 16:
PIN 1. ANODE
2. CATHODE
3. CATHODE


STYLE 17:
PIN 1. NO CONNECTION
2. ANODE
3. CATHODE

STYLE 18:
PIN 1. NO CONNECTION
2. CATHODE
3. ANODE

STYLE 19:
PIN 1. CATHODE
2. ANODE
3. CATHODE-ANODE

STYLE 22:
PIN 1. RETURN
2. OUTPUT
3. INPUT

STYLE 23:
PIN 1. ANODE
2. ANODE
3. CATHODE
3.




SCALE 4:1

SC-70 (SOT-323)
CASE 419
ISSUE R

DATE 11 OCT 2022

**GENERIC
MARKING DIAGRAM**



- XX = Specific Device Code
- M = Date Code
- = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking.
Pb-

STYLE 1:
CANCELLED

STYLE 2:
PIN 1. ANODE
2. N.C.
3. CATHODE

STYLE 3:
PIN 1. BASE
2. EMITTER
3. COLLECTOR

STYLE 4:
PIN 1. CATHODE
2. CATHODE
3. ANODE

STYLE 5:
PIN 1. ANODE
2. ANODE
3. CATHODE

STYLE 6:
PIN 1. EMITTER
2. BASE
3. COLLECTOR

STYLE 7:
PIN 1. BASE
2. EMITTER
3. COLLECTOR

STYLE 8:
PIN 1. GATE
2. SOURCE
3. DRAIN

STYLE 9:
PIN 1. ANODE
2. CATHODE
3. CATHODE-ANODE


STYLE 10:
PIN 1. CATHODE
2. ANODE
3. ANODE-CATHODE

STYLE 11:
PIN 1. CATHODE
2. CATHODE
3. CATHODE



-

RECOMMEND






SOT-1123 0.80x0.60x0.37, 0.35P
CASE 524AA
ISSUE D


DATE 18 JAN 2024

NOTES:


1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. MAXIMUM LEAD THICKNESS, ASH,



TOP VIEW



SIDE VIEW




BOTTOM VIEW

← GATE BURRS.

MILLIMETERS			
DIM	MIN	NOM	MAX
A	0.34	0.37	0.40
b	0.15	0.22	0.2
			0.5
e	0.35	0.38	0.40
H	0.950	1.000	1.050
L	0.185 REF		
L2	0.05	0.10	0.15

GENERIC MARKING DIAGRAM*



- X = Specific Device Code
- M = Date Code

RECOMMENDED MOUNTING FOOTPRINT

*

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:
 PIN 1. BASE
 2. EMITTER
 3. COLLECTOR

STYLE 2:
 PIN 1. ANODE
 2. N/C
 3. CATHODE


STYLE 3:
 PIN 1. ANODE
 2. ANODE
 3. CATHODE

STYLE 4:
 PIN 1. CATHODE
 2. CATHODE
 3. ANODE

STYLE 5:
 PIN 1. GATE
 2. SOURCE
 3. DRAIN

SOT-723 1.20x0.80x0.50, 0.40P

GENERIC
MARKING



onsemi, **onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi**
