


Figure 1. Application Schematic – SOIC16






Figure 3. Pin Connection (Top View)

### Table 1. PIN FUNCTION DESCRIPTION

Pin Number	Pin Name	Description			
1	IN	Logic Input for Complementary Outputs			
2	SD	Logic Input Shutdown (Active Low)			
3	SR	Shutdown Reset			
4	DT	Dead-Time Control with External Resistor (referenced to VSS)			
5	VSS	Logic Ground			
6	COM	Power Ground, Low-Side Driver Return			
7	VDD	Low–Side and Logic Power Supply Voltage			
8	LOP	Low–Side Driver Output (Pull Up)			
9	LON	Low-Side Driver Output (Pull Down)			
10	NC	No Electrical Connection (Note 1)			
11	NC	No Electrical Connection (Note 1)			
12	NC	No Electrical Connection (Note 1)			
13	VS	High-Side Floating Supply Return			
14	HON	High–Side Driver Output (Pull Down)			
15	HOP	High–Side Driver Output (Pull Up)			
16	VB	High-Side Floating Supply			

1. The lead and the silicon die are not electrically connected. Printed circuit board traces are allowable.

### Table 2. MAXIMUM RATINGS

Rating	Symbol	Value	Unit
High–Side Floating Supply Voltage	V		

### Table 4. ELECTRICAL CHARACTERISTICS

 $V_{BIAS}$  ( $V_{DD}$ ,  $V_{BS}$ ) = 15 V,  $V_{SS}$  = COM = 0 V, DT =  $V_{SS}$  and  $T_A$  = -40°C to 125°C unless otherwise noted.)

Parameter Test Condition Symbol


### Table 4. ELECTRICAL CHARACTERISTICS


 $V_{BIAS}$  ( $V_{DD}$ ,  $V_{BS}$ ) = 15 V,  $V_{SS}$  = COM = 0 V, DT =  $V_{SS}$  and  $T_A$  = -40°C to 125°C unless otherwise noted.)


Parameter	Test Condition	Symbol	Min	Тур	Max	Unit
DYNAMIC SECTION						
Turn–On Propagation Delay (Note 10)	$V_{S} = 0 V, R_{DT} = 0 \Omega, C_{L} = 1000 \text{ pF}$	t <sub>ON</sub>		155	230	ns
Turn–Off Propagation Delay (Note 11)	$V_{S} = 0 V, C_{L} = 1000 pF$	tOFF		55	90	ns
Delay Matching HO and LO Turn-On		Mt <sub>ON</sub>			25	ns
Delay Matching HO and LO Turn-Off		Mt <sub>OFF</sub>			20	ns
Turn–On Rise Time	$V_{S} = 0 V, C_{L} = 1000 pF$	t <sub>R</sub>		10	23	ns
Turn–Off Fall Time		t <sub>F</sub>		10	20	ns


Dead–Time: LO Turn–Off to HO Turn–On,


### **TYPICAL PERFORMANCE CHARACTERISTICS**
































			_	
_				

### SWITCHING TIME DEFINITIONS

Figure 33. Switching Time and Dead-


### **APPLICATIONS DESCRIPTION**

### Power On Reset (POR) Sequence

The purpose of the POR sequence is to ensure that the logic circuitry has reached a stable state after Vdd has ramped up before the gate driver can be operated:

- 1. Ramp up  $V_{DD}$  to the target operating voltage.
- 2. Wait for t<sub>POR</sub> to allow the internal logic to settle.
- 3. Apply a SR pulse for t<sub>SRMIN</sub> to ensure that the LO output is activated.
- 4. Provide a sufficient time for the bootstrap capacitor to charge. It is recommended to keep IN low until the bootstrap capacitor is properly charged.
- 5. Operate the device as intended.

The POR sequence is illustrated in Figure 35.



\*t<sub>BOOT</sub>:Bootstrap capacitor charging time

### Figure 35. POR Sequence

### Shutdown Input (SD) and Shutdown Reset (SR) Pin

The function of  $\overline{SD}$  pin is to enable or disable driver outputs. If the  $\overline{SD}$  pin is pulled down externally for t<sub>SDMIN</sub>, the driver outputs are disabled and the  $\overline{SD}$  pin is kept low/latched by the internal pulldown transistor (after t > t<sub>SDMIN</sub>). The function of SR pin is to reset the  $\overline{SD}$  pin from its internal latched state. For this, a pulse width of t<sub>SRMIN</sub> has to be provided to the SR pin. This section describes how to use the  $\overline{SD}$  and the SR pins to shutdown the driver outputs, i.e., how to pull down all outputs independently from the input signal, and how to reactivate them.

When the SR pin is in a pulled down state, the  $\overline{SD}$  pin is used to trigger a shutdown of the driver outputs and the SR pin is then used to reactivate the outputs. The shutdown (or turn off) sequence when the SR pin is in a pulled down state is described below. Please refer to Figure 36 for details.

- To shutdown the outputs, pull down the  $\overline{\text{SD}}$  pin externally for a minimum duration of  $t_{\text{SDMIN}}$ .
- After being pulled down externally, the SD pin is kept low/latched by the internal pull down transistor. The equivalent Rdson resistance of the internal pull down transistor in latch mode is around 300 Ω.
- The output of the driver remains turned off (or in a shutdown mode) as long as the SD pin is internally pulled down.
- The SD pin is released and the outputs are reactivated only when the SR pin is pulled up for a minimum duration of t<sub>SRMIN</sub>.




Figure 36. Shutdown with SR Pin Pulled Down – Timing Waveform Definition

### **Operating and Reset Signal**

**Important notes**: Once the SD pin is pulled down, it should not be externally pulled up, otherwise:

- The driver outputs HO and LO will be reactivated for the duration that  $\overline{SD}$  is forced high.
- The  $\overline{SD}$  pin will draw additional current through its internal pull down circuit which will needlessly add to the total power dissipation of the IC. With equivalent Rdson resistance of 300  $\Omega$ , the internal pull down transistor in latched mode can dissipate additional 83 mW if the  $\overline{SD}$  pin is externally forced to 5 V.

To prevent this condition, it is recommended not to force an external state to the  $\overline{SD}$  pin after it has latched to a low state. The  $\overline{SD}$  pin must have an option to be pulled up by the external pull up resistor RSDext only after a pulse of t<sub>SRMIN</sub> is provided to the SR pin. This ensures that the internal pull down circuit in the  $\overline{SD}$  pin is turned off before the  $\overline{SD}$  pin is externally pulled up. To do so, the  $\overline{SD}$ 

# Alternate Operating Mode with SR Pin Pulled Up and SD Pin Used as Enable

When the SR pin is kept pulled up as shown in Figure 37, the  $\overline{SD}$  pin operates like an Enable pin. With the SR pin in a pulled up state:

- When the SD pin is pulled down, the outputs are also pulled down (or turned off), irrespective of the status of the input pin.
- When the SD pin is pulled up, the outputs are also activated and respond to the input pin.

NOTE: As long as the SR pin is pulled up, the  $\overline{SD}$  pin does not draw any current through its internal pull down transistor. The internal pull down transistor remains off when the SR pin is pulled up.




Figure 37. Shutdown with SR Pin Pulled Up

### Adjustable Dead time

The dead time between turn off and turn on of the opposite outputs can be adjusted with an external resistor. The relation between the resistor value and the dead time is defined in the Figure 14.

A floating DT pin would not allow any output to turn on. This pin must be connected to ground with a proper resistor.

### UVLO

Two independent Under Voltage Lock Out circuitries monitor the  $V_{BS}$  voltage and the  $V_{DD}$  to  $V_{SS}$  voltage.

- If the V<sub>BS</sub> voltage drops below the negative going threshold voltage, then the output of the high side is pulled down.
- If the V<sub>DD</sub> voltage drops below the negative going threshold voltage, then the output of the low side as well as the output of the high side is pulled down.

In both cases, the outputs will be reactivated at the next positive edge of the input after the  $V_{BS}/V_{DD}$  voltages reach the positive going threshold voltage.

Note that an under voltage lockout event has no impact to the Shutdown functionality and it does not need a signal on the SR pin to reactivate the output.

### Pull Up and Pull Down Outputs

The turn on and turn off speed can be defined separately without the need for a diode in the gate resistance path.

HOP and LOP are the pull up output stages that command the turn on of the power switch. The value of R1 and R3 consequently impact the turn on speed.

HON and LON are the pull down output stages that command the turn off of the power switch. The value of R2 and R4 consequently impact the turn off speed.




#### SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

DATE 18 OCT 2024

- DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.1<sup>r</sup>

**b** DIMENSION AT MAXIMUM MATE

nm TOTAL IN EXCESS OF THE



<u>top view</u>

#### SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M

#### DATE 18 OCT 2024

#### GENERIC MARKING DIAGRAM\*


16	A	- A	- A	- A	- A	A	A.	E
		XX)	(X)	XX	XX)	XX)	(X(	G
		XXX	XX	XX)	XX)	XX	XX	X
	0		A١	NĽ	ΥW	/W		
1	Ŧ	H	H	H	H	Н	H	Ъ

XXXXX = Specific Device Code

A = Assembly Location

- WL = Wafer Lot
- Y = Year
- WW = Work Week
- G = Pb Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.



DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-16 9.90X3.90X1.37 1	PAGE 2 OF 2			

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

onsemi, , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="http://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or incruit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi