





					-		
FAM65HR51XS1	APM16-CAA	Y-Shape	Yes	ALN	Yes	-40°C ~ 125°C	Tube
FAM65HR51XS2	APM16-CAB	L-Shape	Yes	ALN	Yes	-40°C ~ 125°C	Tube



1, 2	AC1	Phase 1 Leg of the H-Bridge
3	Q1 Sense	Source Sense of Q1
4	Q1 Gate	Gate Terminal of Q1
5, 6	B+	Positive Battery Terminal
7, 8	B-	Negative Battery Terminal
9	Q2 Sense	Source Sense of Q2
10	Q2 Gate	Gate Terminal of Q2
11	Q4 Sense	Source Sense of Q4
12	Q4 Gate	Gate Terminal of Q4
13	Q3 Sense	Source Sense of Q3
14	Q3 Gate	Gate Terminal of Q3
15, 16	AC2	Phase 2 Leg of the H-Bridge



( $T_J = 25^\circ\text{C}$ , Unless Otherwise Specified)

$V_{DS}$ (Q1~Q4)	Drain-to-Source Voltage	650	V
$V_{GS}$ (Q1~Q4)	Gate-to-Source Voltage		

(T<sub>J</sub> = 25°C, Unless Otherwise Specified)

B <sub>V</sub> DSS	Drain-to-Source Breakdown Voltage	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0 V	650	–	–	V
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 3.3 mA	3.0	–	5.0	V
R <sub>DS(ON)</sub>	Q1 – Q4 MOSFET On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A	–	44	51	mΩ
R <sub>DS(ON)</sub>	Q1 – Q4 MOSFET On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A, T <sub>J</sub> = 125°C (Note 4)	–	79	–	mΩ
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 20 A (Note 4)	–	30	–	S
I <sub>GSS</sub>	Gate-to-Source Leakage Current	V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V	–100	–	+100	nA
I <sub>DSS</sub>	Drain-to-Source Leakage Current	V <sub>DS</sub> = 650 V, V <sub>GS</sub> = 0 V	–	–	10	μA

(Note 4)

C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 400 V V <sub>GS</sub> = 0 V f = 1 MHz	–	4864	–	pF
C <sub>oss</sub>	Output Capacitance		–	109	–	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		–	16	–	pF
C <sub>oss(eff)</sub>	Effective Output Capacitance	V <sub>DS</sub> = 0 to 520 V, V <sub>GS</sub> = 0 V	–	652	–	pF
R <sub>g</sub>	Gate Resistance	f = 1 MHz	–	2	–	Ω
Q <sub>g(tot)</sub>	Total Gate Charge	V <sub>DS</sub> = 380 V I <sub>D</sub> = 20 A V <sub>GS</sub> = 0 to 10 V	–	123	–	nC
Q <sub>gs</sub>	Gate-to-Source Gate Charge		–	37.5	–	nC
Q <sub>gd</sub>	Gate-to-Drain "Miller" Charge		–	49	–	nC

(Note 4)

t <sub>on</sub>	Turn-on Time	V <sub>DS</sub> = 400 V I <sub>D</sub> = 20 A V <sub>GS</sub> = 10 V R <sub>G</sub> = 4.7 Ω	–	87	–	ns
t <sub>d(on)</sub>	Turn-on Delay Time		–	47	–	ns
t <sub>r</sub>	Turn-on Rise Time		–	43	–	ns
t <sub>off</sub>	Turn-off Time		–	148	–	ns
t <sub>d(off)</sub>	Turn-off Delay Time		–	118	–	ns
t <sub>f</sub>	Turn-off Fall Time		–	29	–	ns

V <sub>SD</sub>	Source-to-Drain Diode Voltage	I <sub>SD</sub> = 20 A, V <sub>GS</sub> = 0 V	–	0.95	–	V
T <sub>rr</sub>	Reverse Recovery Time	V <sub>DS</sub> = 520 V, I <sub>D</sub> = 20 A, d <sub>I</sub> /d <sub>t</sub> = 100 A/μs (Note 4)	–	133	–	ns
Q <sub>rr</sub>	Reverse Recovery Charge		–	669	–	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Defined by design, not subject to production test







R <sub>θJC</sub> (per chip)	Q1–Q4 Thermal Resistance Junction-to-Case (Note 5)	–	0.19	0.27	°C/W
R <sub>θJS</sub> (per chip)	Q1–Q4 Thermal Resistance Junction-to-Sink (Note 6)	–	0.75	–	°C/W

$BV_{DSS}$	<p>Q1 – Q4 MOSFET Drain-to-Source Breakdown Voltage</p> <p>The maximum drain-to-source voltage the MOSFET can endure without the avalanche breakdown of the body– drain P–N junction in off state.</p> <p>The measurement conditions are to be found in Table 4.</p> <p>The typ. Temperature behavior is described in Figure 13</p>
$V_{GS(th)}$	<p>Q1 – Q4 MOSFET Gate to Source Threshold Voltage</p> <p>The gate-to-source voltage measurement is triggered by a threshold ID current given in conditions at Table 3.</p> <p>The typ. Temperature behavior can be found in Figure 12</p>


















**APMCA-A16 / 16LD, AUTOMOTIVE MODULE**  
CASE MODGF  
ISSUE C

DATE 03 NOV 2021




**PIM16 40.10x21.90x4.50**  
CASE MODGJ  
ISSUE D

DATE 17 JAN 2024



**GENERIC MARKING DIAGRAM\***



- XXXX = Specific Device Code
- ZZZ = Lot ID
- AT = Assembly & Test Location
- Y = Year
- W = Work Week
- NNN = Serial Number

\*This information is generic. Please refer to device data sheet for actual part marking. Pb Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

**onsemi**, **onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi**

---

---