

PFC/PWM C lle C mbi a i

FAN4800AS/CS/01S/2S

Description

The highly integrated FAN4800AS/CS/01S/02S parts are specially designed for power supplies that consist of boost PFC and PWM. They require very few external components to achieve versatile y at Light Load

> • $f_{RTCT} = 4 \cdot f_{PFC} = 4 \cdot f_{PWM}$ for FAN4800AS/01S

- $f_{RTCT} = 4 \cdot f_{PFC} = 2 \cdot f_{PWM}$ for FAN4800CS/02S
- These are Pb Free Devicesµ

Internet Server Power Supply

- LCD TV, Monitor Power Supply
- •



Figure 1. Typical Application, Current Mode

Application Diagram





Figure 2. Typical Application, Voltage Mode

Pin Configuration

Table 2. ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter			Max	Unit
V _{DD}	DC Supply Voltage		-	30	V
V _H	SS, FBPWM, RAMP, OPWM, OPFC, VREF		-0.3	30.0	V
VL	IAC, VRMS, RT/CT, ILIMIT, FBPFC, VEA		-0.3	7.0	V
V _{IEA}	IEA		0	VREF +0.3	V
V _N	ISENSE			0.7	V
I _{AC}	Input AC Current		-	1	mA
I _{REF}	V _{REF} Output Current		-	5	mA
I _{PFC-OUT}	Peak PFC OUT Current, Source or Sink		-	0.5	А
I _{PWM-OUT}	Peak PWM OUT Current, Source or Sink		-	0.5	А
PD	Power Dissipation $T_A < 50^{\circ}C$		-	800	mW
θ_{JA}	Thermal Resistance (Junction-to-Air)	DIP	-	80.80	°C/W
		SOP	-	104.10	
θ_{JC}	Thermal Resistance (Junction-to-Case)	DIP	-	35.38	°C/W
	SOP		•	•	

Table 4. ELECTRICAL CHARACTERISTICS

(Unless otherwise noted, V_{DD} = 15 V, T_A = 25°C, T_A = $T_J,\,R_T$ = 6.8 k Ω , and C_T = 1000 pF)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V _{DD} SECTION						
V _{DD-OP}	Continuously Operating Voltage		-	-	26	V
I _{DD-ST}	Startup Current	V _{DD} = V _{TH-ON} – 0.1 V, OPFC OPWM Open	-	30	80	μΑ
I _{DD-OP}	Operating Current	V _{DD} = 13 V, OPFC OPWM Open	2.0	2.6	5.0	mA
V _{TH-ON}	Turn–On Threshold Voltage		10	11	12	V
ΔV_{TH}	Hysteresis		1.3	-	1.9	V
V _{DD-OVP}	V _{DD} OVP		27			

Table 4. ELECTRICAL CHARACTERISTICS (continued)

(Unless otherwise noted, V_DD = 15 V, T_A = 25°C, T_A = T_J, R_T = 6.8 k\Omega, and C_T = 1000 pF)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
VOLTAGE ERRC	R AMPLIFIER					
V _{REF}	Reference Voltage		2.45	2.50	2.55	V
A _V	Open–Loop Gain (Note 3)		35	42	-	dB
Gm _v	Transconductance	$V_{NONINV} = V_{INV}, V_{VEA} = 3.75 V$	50	70	90	umho
I _{FBPFC-L}	Maximum Source Current	$V_{FBPFC} = 2 V, V_{VEA} = 1.5 V$	40	50	-	μΑ
I _{FBPFC-H}	Maximum Sink Current	$V_{FBPFC} = 3 V, V_{VEA} = 6 V$	-	-50	-40	μΑ
I _{BS}	Input Bias Current		-1	-	1	μΑ
V _{VEA-H}	Output High Voltage on V_{VEA}		5.8	6.0	-	V
V _{VEA-L}	Output Low Voltage on V_{VEA}		-	0.1	0.4	V
CURRENT ERRO	DR AMPLIFIER					
Gm _l	Transconductance	$V_{NONINV} = V_{INV}, V_{IEA} = 3.75 V$	78	88	100	umho
V _{OFFSET}	Input Offset Voltage	V _{VEA} = 0 V, IAC Open	-10	-	10	mV
V _{IEA-H}	Output High Voltage		6.8	7.4	8.0	V
V _{IEA-L}	Output Low Voltage		-	0.1	0.4	V
١٢	Source Current	$V_{ISENSE} = -0.6 \text{ V}, V_{IEA} = 1.5 \text{ V}$	35	50	-	μΑ
I _H	Sink Current	V_{ISENSE} = +0.6 V, V_{IEA} = 4.0 V	-	-50	-35	μΑ
A _I (Note 3)	Open–Loop Gain		40	50	-	dB
TriFault Detect™						
t _{FBPFC_OPEN}	Time to FBPFC Open	V _{FBPFC} = V _{PFC-UVP} to FBPFC OPEN, 470 pF from FBPFC to GND	-	2	4	ms
V _{PFC-UVP}	PFC Feedback Under-Voltage Protection		0.4	0.5	0.6	V
GAIN MODULAT	OR					
I _{AC}	Input for AC Current (Note 3)	Multiplier Linear Range	0	-	100	μΑ
GAIN	GAIN Modulator (Note 4)	I _{AC} = 17.67 μA, V _{RMS} = 1.080 V V _{FBPFC} = 2.25 V	7.500	9.000	10.500	
		I_{AC} = 20.00 µA, V _{RMS} = 1.224 V V _{FBPFC} = 2.25 V	6.367	7.004	7.704	
		I _{AC} = 25.69 μA, V _{RMS} = 1.585 V V _{FBPFC} = 2.25 V	3.801	4.182	4.600	
		I _{AC} = 51.62 μA, V _{RMS} = 3.169 V V _{FBPFC} = 2.25 V	0.950	1.045	1.149	
		$I_{AC} = 62.23 \ \mu A, \ V_{RMS} = 3.803 \ V$ $V_{FBPFC} = 2.25 \ V$	0.660	0.726	0.798	
BW	Bandwidth (Note 3)	I _{AC} = 40 μA	-	2	-	kHz
V _o (gm)	Output Voltage = 5.7 k Ω x (I _{SENSE} – I _{OFFSET})	I _{AC} = 20 μA, V _{RMS} = 1.224 V V _{FBPFC} = 2.25 V	0.710	0.798	0.885	V

PFC ILIMIT COMPARATOR

V _{PFC-ILIMIT}	Peak Current Limit Threshold Voltage, Cycle-by-Cycle Limit		-1.35	-1.20	-1.05	V
ΔV_{PK}	PFC ILIMIT-Gain Modulator Output	$I_{AC} = 17.67 \ \mu A, V_{RMS} = 1.08 \ V$ $V_{FBPFC} = 2.25 \ V$	200	-	-	mV

Table 4. ELECTRICAL CHARACTERISTICS (continued)

(Unless otherwise noted, V_DD = 15 V, T_A = 25°C, T_A = T_J, R_T = 6.8 k\Omega, and C_T = 1000 pF)

Symbol	Parameter	Test Condition	Min	Тур	Мах	Unit
PFC OUTPUT DR	PFC OUTPUT DRIVER					
V _{GATE-CLAMP}	Gate Output Clamping Voltage	$V_{DD} = 22 V$	13	15	17	V
V _{GATE-L}	Gate Low Voltage	$V_{DD} = 15 \text{ V}, I_{O} = 100 \text{ mA}$	-	-	1.5	V
V _{GATE-H}	Gate High Voltage	$V_{DD} = 13 \text{ V}, I_{O} = 100 \text{ mA}$	8	-	-	V
t _R	Gate Rising Time	V _{DD} = 15 V, C _L = 4.7 nF,				

TYPICAL CHARACTERISTICS



VPFC-OVP (V)

Figure 8. f_{osc} vs. Temperature

Figure 9. V_{VREF} vs. Temperature

Temperature (°C) Figure 10. V_{PFC-OVP} vs. Temperature

Figure 11. V_{REF} vs. Temperature

Temperature (°C)

Figure 12. Gm_v vs. Temperature

TYPICAL CHARACTERISTICS (continued)

V_{SS} (μA)

Ι_{ΤC} (μΑ)

-40 -25 -

Temperature (°C) Figure 22. I_{SS} vs. Temperature Temperature (°C) Figure 23. I_{TC} vs. Temperature

Functional Description

The FAN4800AS/CS/01S/02S consist of an average current controlled, continuous boost, Power Factor Correction (PFC) front end and a synchronized Pulse Width Modulator (PWM) back end. The PWM can be used in current or voltage mode. In voltage mode, feedforward from the PFC output bus can help improve the line regulation of PWM. In either mode, the PWM stage uses conventional trailing edge, duty cycle modulation. This proprietary leading / trailing edge modulation results in a higher usable PFC error amplifier bandwidth and can significantly reduce the size of the PFC DC bus capacitor.

The synchronization of the PWM with the PFC simplifies the PWM compensation due to the controlled ripple on the PFC output capacitor (the PWM input capacitor).

In addition to power factor correction, a number of protection features are built into this series. They include soft

low, too high, or open; TriFault Detect senses the error and terminates the PFC output drive.

TriFault Detect is an entirely internal circuit. It requires no external components to serve its protective function.

PFC Over–Voltage Protection

In the FAN4800AS/CS/01S/02S, the PFC OVP comparator serves to protect the power circuit from being subjected to excessive voltages if the load changes suddenly. A resistor divider from the high voltage DC output of the PFC is fed to FBPFC. When the voltage on FBPFC exceeds 2.75 V, the PFC output driver is shut down. The PWM section continues to operate. The OVP comparator has 250 mV of hysteresis and the PFC does not restart until the voltage at FBPFC drops below 2.5 V. V_{DD} OVP can also serve as a redundant PFC OVP protection. V_{DD} OVP threshold is 28 V with 1 V hysteresis.

Selecting PFC R_{sense}

 R_{sense} is the sensing resistor of the PFC boost converter. During the steady state, line input current x R_{sense} equals $I_{GAINMOD}$ x 5.7 k Ω .

At full load, the average V_{VEA} needs to around 4.5 V and ripple on the VEA pin needs to be less than 400 mV. Choose the resistance of the sensing resistor:

$$\mathsf{R}_{\mathsf{SENSE}} = \frac{(4.5 - 0.7) \times 5.7 \text{ k}\Omega \times \mathsf{IAC} \times \mathsf{Gain} \times \mathsf{V}_{\mathsf{IN}} \times \sqrt{2}}{2 \times (5.6 - 0.7) \times \mathsf{Line_Input_Power}} \tag{eq. 2}$$

where 5.6 is V

The programmable range of second level PFC output voltage is 340 V \sim 300 V.



Figure 25. Two-Level PFC Scheme

is then compared with the modulating ramp up. The effective duty cycle of the trailing edge modulation is determined during the on time of the switch.

In the case of leading edge modulation, the switch is turned off exactly at the leading edge of the system clock. When the modulating ramp reaches the level of the error amplifier output voltage, the switch is turned on. The effective duty cycle of the leading edge modulation is determined during off time of the switch.

Table 5. ORDERING INFORMATION

Part Number	Operating Temperature Range	Package	Packing Method
FAN4800ASNY	–40°C to 105°C	16–Pin Dual Inline Package (DIP)	Tube
FAN4800CSNY	–40°C to 105°C	16–Pin Dual Inline Package (DIP)	Tube
FAN4800CSMY	–40°C to 105°C	16-Pin Small Outline Package (SOP)	Tape & Reel
FAN4801SNY	–40°C to 105°C	16–Pin Dual Inline Package (DIP)	Tube
FAN4801SMY	–40°C to 105°C	16-Pin Small Outline Package (SOP)	Tape & Reel
FAN4802SNY	–40°C to 105°C	16–Pin Dual Inline Package (DIP)	Tube
FAN4802SMY	-40°C to 105°C	16–Pin Small Outline Package (SOP)	Tape & Reel







SOIC-16, 150 mils CASE 751BG ISSUE O

DATE 19 DEC 2008





DOCUMENT NUMBER:	98AON34275E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16, 150 mils		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or incruit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi