3.3 V LVDS, 1-Bit, High-Speed Differential Driver

FIN1017

General Description

This single driver is designed for high−speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The driver translates LVTTL signal levels to LVDS levels with a typical differential output swing of 350 mV, which provides low EMI at ultra−low power dissipation even at high frequencies. This device is ideal for high−speed transfer of clock or data.

The FIN1017 can be paired with any other LVDS receiver.

Features

- Greater than 600 Mbs Data Rate
- 3.3 V Power Supply Operation
- 0.5 ns Maximum Differential Pulse Skew
- 1.5 ns Maximum Propagation Delay
- Low Power Dissipation
- Power−Off Protection
- Meets or Exceeds the TIA/EIA−644 LVDS Standard
- Flow−Through Pinout Simplifies PCB Layout
- 8−Lead SOIC Package Saves Space
- This Device is Pb−Free, Halide Free and is RoHS Compliant

PIN CONFIGURATION

Pin# SOIC	Name	Description
2	DIN	LVTTL Data Input
7	D_{OUT+}	Non−inverting Driver Output
8	D_{OUT-}	Inverting Driver Output
1	V	

SOIC8
CASE 751EB
ISSUE A

DATE 24 AUG 2017