

2:1 MIPI D-PHY (2.5 Gbps) 4-Data Lane & C-PHY (2.5 Gsps) 3-Data Lane Switch

FSA646

Description

The FSA646 is a four-data-lane D-PHY or three-data-lane C-PHY, MIPI switch. This single-pole, double-throw (SPDT) switch is optimized for switching between two high-speed or low-power MIPI sources. The FSA646 is designed for the MIPI specification and allows connection to a SCI or DSI module.

Features

Switch Type: SPDT (10x)

Signal Types:

MIPI, D-PHY & C-PHY

V_{CC}: 1.5 to 5.0 V

Input Signals: 0 to 1.3 V

R_{ON}:

6 Ω Typical HS MIPI

6 Ω Typical LP MIPI

ΔR_{ON}: 0.1 Ω Typical LP & HS MIPI

ΔR_{ON_FLAT}: 0.9 Ω Typical LP & HS MIPI

I_{CCZ}: 1 μA Maximum

I_{CC}: 32 μA Typical

O_{IRR}: -24 dB Typical

Bandwidth: 4.1 GHz Typical

Xtalk: -30 dB Typical

C_{ON}: 1.5 pF Typical

Skew (P), Skew (O): 6 ps Typical

This is a Pb-Free Device


Applications

Cellular Phones, Smart Phones

Tablets

Laptops

Displays



WLCSP36, 2.43x2.43x0.4
CASE 567WJ

MARKING DIAGRAM

GS	= Specific Device Code
KK	= Assembly Lot
X	= Year
Y	= Work Week
Z	= Assembly Location
J-	= X- Coordinates with dash as separator*
P	= Y Coordinates*
UU	= Two Digit Wafer ID*

*For **onsemi** internal use only.

ORDERING INFORMATION

See detailed ordering and shipping information on page 7 of this data sheet.

FSA646



Figure 1. Typical D-PHY Application

PIN DESCRIPTIONS



Figure 2. Analog Symbol

FSA646

PIN DEFINITIONS



Figure 3. Top Through View




Figure 4. Recommended C-PHY Configuration

Table 1. BALL-TO-PIN MAPPINGS

Ball	Pin Name	Ball	Pin Name	Ball	Pin Name
A1	V _{CC}	C1	DB3N	E1	DB1N
A2	GND	C2	DB3P	E2	DB1P
A3	DA4N	C3	NC	E3	DA1N
A4	DA4P	C4	NC	E4	DA1P
A5	/OE	C5	D3N	E5	D1N
A6	SEL	C6	D3P	E6	D1P
B1	DB4N	D1	DB2N	F1	CLKBN
B2	DB4P	D2	DB2P	F2	CLKBP
B3	DA3N	D3	DA2N	F3	CLKAN
B4	DA3P	D4	DA2P	F4	CLKAP
B5	D4N	D5	D2N	F5	CLKN
B6	D4P	D6	D2P	F6	CLKP

TRUTH TABLE

SEL	/OE	Function
LOW	LOW	CLK _P = CLK _{AP} , CLK _N = CLK _{AN} , D _n (P/N) = D _{An} (P/N)
HIGH	LOW	CLK _P = CLK _{BP} , CLK _N = CLK _{B_N} , D _n (P/N) = D _{Bn} (P/N)
X	HIGH	Clock and Data Ports High Impedance

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		Min.	Max.	Unit
V _{CC}	Supply Voltage		-0.5	6.0	V
V _{CNTRL}	DC Input Voltage (/OE, SEL)		(Note 1)	-0.5	V _{CC}
V _{SW}	DC Switch I/O Voltage		(Note 1,2)	-0.3	1.8
I _{IK}	DC Input Diode Current		-50		mA
I _{OUT}	DC Output Current			25	mA
T _{STG}	Storage Temperature		-65	+150	C
ESD	Human Body Model, JEDEC: JESD22-A114	All Pins	2.0		kV
	Charged Device Model, JEDEC: JESD22-C101		1.0		
	IEC 61000-4-2 System	Contact	8.0		
		Air Gap	15.0		

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. The input and output negative ratings may be exceeded if the input and output diode current ratings are observed.
2. V_{SW} refers to analog data switch paths.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min.	Max.	Unit
V _{CC}	Supply Voltage		1.5	5.0	V
V _{CNTRL}	Control Input Voltage (SEL, /OE)		(Note 3)	0	V _{CC}
V _{SW}	Switch I/O Voltage (CLK _N , D _n , CLK _{AN} , CLK _{B_N} , D _{An} , D _{Bn})		-HS Mode	0	0.3
			-LS Mode	0	1.3
T _A	Operating Temperature		-40	+85	C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

3. The control inputs must be held HIGH or LOW; they must no float.

FSA646

DC AND TRANSIENT CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Conditions	V_{CC} (V)	$T_A = -40 \text{ to } +85^\circ\text{C}$			Unit
				Min.	Typ.	Max.	
V_{IK}	Clamp Diode Voltage (/OE, SEL)	$I_{IN} = -18 \text{ mA}$	1.5	-1.2		-0.6	V
V_{IH}	Input Voltage High	SEL, /OE	1.5 to 5	1.3			V
V_{IL}	Input Voltage Low	SEL, /OE	1.5 to 5			0.5	V
I_{IN}	Control Input Leakage (/OE, SEL)	$V_{CNTRL} = 0 \text{ to } V_{CC}$	5	-0.5		0.5	μA
$I_{NO(OFF)}$ $I_{NC(OFF)}$	Off Leakage Current of Port CLKAn, DAn, CLKBn and DBn	$V_{SW} = 0.0 \text{ DATA } 1.3 \text{ V}$	5	-0.5		0.5	μA
$I_{A(ON)}$	ON Leakage Current of Common Ports (CLKn, Dn)	$V_{SW} = 0.0 \text{ DATA } 1.3 \text{ V}$	5	-0.5		0.5	μA
I_{OFF}	Power-Off Leakage Current (All I/O Ports)	$V_{SW} = 0.0 \text{ or } 1.3 \text{ V}$	0	-0.5		0.5	μA
I_{OZ}	Off-State Leakage	$V_{SW} = 0.0 \text{ DATA } 1.3 \text{ V}$ /OE = High	5	-0.5		0.5	μA
$R_{ON_MIPI_HS}$	Switch On Resistance for HS MIPI Applications (Note 4)	$I_{ON} = -8 \text{ mA, } /OE = 0 \text{ V, }$ $SEL = V_{CC} \text{ or } 0 \text{ V, } CLKA, CLKB, DB_N \text{ or } DA_N = 0.2 \text{ V}$	1.5 2.5 3.3 5		6		Ω
$R_{ON_MIPI_LP}$	Switch On Resistance for LP MIPI Applications (Note 4)	$I_{ON} = -8 \text{ mA, } /OE = 0 \text{ V, }$ $SEL = V_{CC}$					

FSA646

DC AND TRANSIENT CHARACTERISTICS ($T_A = 25\text{ C}$ unless otherwise specified) (continued)

Symbol	Parameter	Conditions	V_{CC} (V)	$T_A = -40\text{ to }+85^\circ\text{C}$			Unit
				Min.	Typ.	Max.	

FSA646

CAPACITANCE

Symbol	Parameter	Conditions	TA = -40 to +85°C			Unit
			Min.	Typ.	Max.	
C _{IN}	Control Pin Input Capacitance (Note 7)	V _{CC} = 0 V, f = 1 MHz		2.1		pF
C _{ON}	On Capacitance (Note 7)	V _{CC} = 3.3 V, /OE = 0 V, f = 1250 MHz (in HS common value)		1.5		
C _{OFF}	On Capacitance (Note 7)	V _{CC} and /OE = 3.3 V, f = 1250 MHz (both sides in HS common value)		0.9		

7. Guaranteed by characterization.

The table below pertains to the Packaging information on the following page.

ORDERING INFORMATION

Part Number	Top Marking	Package	Top Mark
FSA646UCX	-40 to +85 C	36-Ball WLCSP, Non-JEDEC 2.43 x 2.43 mm, 0.4 mm Pitch	GS

WLCSP36 2.43x2.43x0.488
CASE 567WJ
ISSUE A

DATE 03 OCT 2018

OF THE

ENSION: MILLIMETER.
HERICAL CROWN



onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi**
