

To learn more about ON Semiconductor, please visit our website at www.onsemi.com



Features

- Internal Avalanche Rugged Sense FET
- Advanced Burst-Mode operation consumes under 1 W at 240VAC & 0.5W load

FSDM0565RB

Pin Definitions

| Pin Number | Pin Name | Pin Function Description |
|------------|----------|---|
| 1 | Drain | This pin is the high voltage power Sense FET drain. It is designed to drive the transformer directly. |
| 2 | GND | This pin is the control ground and the Sense FET source. |
| 3 | Vcc | This pin is the positive supply voltage input. During start up, the power is supplied by an internal high voltage current source that is connected to the Vstr pin. When Vcc reaches 12V, the internal high voltage current source is disabled and the power is supplied from the auxiliary transformer winding. |
| 4 | Vfb | This pin is internally connected to the inverting input of the PWM comparator. The collector of an opto-coupler is typically tied to this pin. For stable operation, a capacitor should be placed between this pin and GND. If the voltage of this pin reaches 6.0V, the over load protection is activated resulting in shutdown of the FPS™. |
| 5 | N.C | - |
| 6 | Vstr | This pin is connected directly to the high voltage DC link. At startup, the internal high voltage current source supplies internal bias and charges the external capacitor that is connected to the Vcc pin. Once Vcc reaches 12V, the internal current source is disabled. |

Pin Configuration

TO-220F-6L





Figure 3. Pin Configuration (Top View)

Absolute Maximum Ratings

(Ta=25°C, unless otherwise specified)

| Parameter | Symbol | Value | Unit |
|---|--------|-------|------|
| Drain-source voltage | VDSS | 650 | V |
| Vstr Max Voltage | VSTR | 650 | V |
| Pulsed Drain current (Tc=25°C) ⁽¹⁾ | IDM | 11 | ADC |
| Continuous Drain Current(Tc=25°C) | ID | 2.8 | A |
| Continuous Drain Current(Tc=100°C) | | 1.7 | A |

Notes:

1. Repetitive rating: Pulse width limited by maximum junction temperature
2. L=14mH, starting Tj=25°C
3. L=13uH, starting Tj=25°C

Thermal Impedance

Notes:

1. Free standing with no heat-sink under natural convection.
2. Infinite cooling condition - Refer to the SEMI G30-88.

Electrical Characteristics

(Ta = 25°C unless otherwise specified)

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
|--------------------------------|--------|---------------------|------|------|------|------|
| Sense FET SECTION | | | | | | |
| Drain source breakdown voltage | BVDSS | VGS = 0V, ID = 250μ | | | | |

Notes:





1. Pulse test : Pulse width $\leq 300\mu\text{S}$, duty $\leq 2\%$
2. These parameters, although guaranteed at the design, are not tested in mass production.
3. These parameters, although guaranteed, ar

Comparison Between FS6M07652RTC and FSDM0565RB

| Function | FS6M07652RTC | FSDM0565RB | FSDM0565RB Advantages |
|----------------------|--|---|---|
| Soft-Start | Adjustable soft-start time using an external capacitor | Internal soft-start with typically 10ms (fixed) | <ul style="list-style-type: none"> • Gradually increasing current limit during soft-start further reduces peak current and voltage component stresses • Eliminates external components used for soft-start in most applications • Reduces or eliminates output overshoot |
| Burst Mode Operation | <ul style="list-style-type: none"> • Built into controller • Output voltage drops to around half | <ul style="list-style-type: none"> • Built into controller • Output voltage fixed | <ul style="list-style-type: none"> • Improve light load efficiency |

Typical Performance Characteristics

(These Characteristic Graphs are Normalized at Ta= 25°C)




Typical Performance Characteristics (Continued)

(These Characteristic Graphs are Normalized at Ta= 25°)

Typical Performance Characteristics (Continued)

(These Characteristic Graphs are Normalized at Ta= 25°C)



Soft Start Time vs. Temp

Functional Description

1. Startup : In previous generations of Fairchild Power Switches (FPS™) the Vcc pin had an external start-up resistor to the DC input voltage line. In this generation the startup resistor is replaced by an internal high voltage current source. At startup, an internal high voltage current source supplies the internal bias and charges the external capacitor (C_{Vcc}) that is connected to the Vcc pin as illustrated in Figure 4. When Vcc reaches 12V, the FSDM0565RB begins switching and the internal high voltage current source is disabled. Then, the FSDM0565RB continues its normal switching operation and the power is supplied from the auxiliary transformer winding unless Vcc goes below the stop voltage of 8V.




Figure 4. Internal startup circuit

2. Feedback Control : FSDM0565RB employs current mode control, as shown in Figure 5. An opto-coupler (such as the H11A817A) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the R_{sense} resistor plus an offset voltage makes it possible to control the switching duty cycle. When the reference pin voltage of the KA431 exceeds the internal reference voltage of 2.5V, the H11A817A LED current increases, thus pulling down the feedback voltage and reducing the duty cycle. This event typically happens when the input voltage is increased or the output load is decreased.

2.1 Pulse-by-pulse current limit: Because current mode control is employed, the peak current through the Sense FET is limited by the inverting input of PWM comparator (Vfb*) as shown in Figure 5. Assuming that the 0.9mA current source flows only through the internal resistor (2.5R + R = 2.8 kΩ), the cathode voltage of diode D2 is about 2.5V. Since D1 is blocked when the feedback voltage (Vfb) exceeds 2.5V, the maximum voltage of the cathode of D2 is clamped at this voltage, thus clamping Vfb*. Therefore, the peak value of the current through the Sense FET is limited.

2.2 Leading edge blanking (LEB) : At the instant the internal Sense FET is turned on, there usually exists a high current spike through the Sense FET, caused by primary-side capacitance and secondary-side rectifier reverse recovery. Excessive voltage across the R_{sense} resistor would lead to incorrect feedback operation in the current mode PWM control. To counter this effect, the FSDM0565RB employs a leading edge blanking (LEB) circuit. This circuit inhibits the PWM comparator for a short time (T_{LEB}) after the Sense FET is turned on.




Figure 5. Pulse width modulation (PWM) circuit

3. Protection Circuit : The FSDM0565RB has several self protective functions such as over load protection (OLP), over voltage protection (OVP) and thermal shutdown (TSD). Because these protection circuits are fully integrated into the IC without external components, the reliability can be improved without increasing cost. Once the fault condition occurs, switching is terminated and the Sense FET remains off. This causes Vcc to fall. When Vcc reaches the UVLO stop voltage, 8V, the protection is reset and the internal high voltage current source charges the Vcc capacitor via the Vstr pin. When Vcc reaches the UVLO start voltage, 12V, the FSDM0565RB resumes its normal operation. In this manner, the auto-restart can alternately enable and disable the switching of the power Sense FET until the fault condition is eliminated (see Figure 6).

Figure 6. Auto restart operation

3.1 Over Load Protection (OLP) : Overload is defined as the load current exceeding a pre-set level due to an unexpected event. In this situation, the protection circuit should be activated in order to protect the SMPS. However, even when the SMPS is in the normal operation, the over load protection circuit can be activated during the load transition. In order to avoid this undesired operation, the over load protection circuit is designed to be activated after a specified time to determine whether it is a transient situation or an overload situation. Because of the pulse-by-pulse current limit capability, the maximum peak current through the Sense FET is limited, and therefore the maximum input power is restricted with a given input voltage. If the output consumes beyond this maximum power, the output voltage (V_o) decreases below the set voltage. This reduces the current through the opto-coupler LED, which also reduces the opto-coupler transistor current, thus increasing the feedback voltage (V_{fb}). If V_{fb} exceeds 2.5V, D1 is blocked and the 3.5uA current source starts to charge C_B slowly up to V_{cc} . In this condition, V_{fb} continues increasing until it reaches 6V, when the switching operation is terminated as shown in Figure 7. The delay time for shutdown is the time required to charge C_B from 2.5V to 6.0V with 3.5uA. In general, a 10 ~ 50 ms delay time is typical for most applications.

Figure 7. Over load protection

3.2 Over voltage Protection (OVP) : If the secondary side feedback circuit were to malfunction or a solder defect caused an open in the feedback path, the current through the opto-coupler transistor becomes almost zero. Then, V_{fb}

Typical application circuit

| Application | Output power | Input voltage | Output voltage (Max current) |
|-------------|--------------|--------------------------------|------------------------------|
| LCD Monitor | 40W | Universal input (85-265Vac) | 5V (2.0A) |
| | | | 12V (2.5A) |


Features

- High efficiency (>81% at 85Vac input)
- Low zero load power consumption (<300mW at 240Vac input)
- Low standby mode power consumption (<800mW at 240Vac input and 0.3W load)
- Low component count
- Enhanced system reliability through various protection functions
- Internal soft-start (10ms)


Key Design Notes

- Resistors R102 and R105 are employed to prevent start-up at low input voltage. After startup, there is no power loss in these resistors since the startup pin is internally disconnected after startup.
- The delay time for over load protection is designed to be about 50ms with C106 of 47nF. If a faster triggering of OLP is required, C106 can be reduced to 10nF.
- Zener diode ZD102 is used for a safety test such as UL. When the drain pin and feedback pin are shorted, the zener diode fails and remains short, which causes the fuse (F1) blown and prevents explosion of the opto-coupler (IC301). This zener diode also increases the immunity against line surge.

1. Schematic



2. Transformer Schematic Diagram



3. Winding Specification

| No | Pin (s→f) | Wire | Turns | Winding Method |
|---|-----------|----------------------|-------|------------------|
| Na | 4 → 5 | 0.2 ^φ × 1 | 8 | Center Winding |
| Insulation: Polyester Tape t = 0.050mm, 2Layers | | | | |
| Np/2 | 2 → 1 | 0.4 ^φ × 1 | 18 | Solenoid Winding |
| Insulation: Polyester Tape t = 0.050mm, 2Layers | | | | |
| N12V | 10 → 8 | 0.3 ^φ × 3 | 7 | Center Winding |
| Insulation: Polyester Tape t = 0.050mm, 2Layers | | | | |
| N5V | 7 → 6 | 0.3 ^φ × 3 | 3 | Center Winding |
| Insulation: Polyester Tape t = 0.050mm, 2Layers | | | | |
| Np/2 | 3 → 2 | 0.4 ^φ × 1 | 18 | Solenoid Winding |
| Outer Insulation: Polyester Tape t = 0.050mm, 2Layers | | | | |

4. Electrical Characteristics

| | Pin | Specification | Remarks |
|--------------------|-------|---------------|---------------------------|
| Inductance | 1 - 3 | 520uH ± 10% | 100kHz, 1V |
| Leakage Inductance | 1 - 3 | 10uH Max | 2 nd all short |

5. Core & Bobbin

Core : EER 3016

Bobbin : EER3016

Ae(mm²) : 96

6.Demo Circuit Part List

| Part | Value | Note | Part | Value | Note |
|------------------|--------------|------------------------|---------------------|---------------|---------------------|
| Fuse | | | C301 | 4.7nF | Polyester Film Cap. |
| F101 | 2A/250V | | | | |
| NTC | | | Inductor | | |
| RT101 | 5D-9 | | L201 | 5uH | Wire 1.2mm |
| Resistor | | | L202 | 5uH | Wire 1.2mm |
| R101 | 560K | 1W | | | |
| R102 | 30K | 1/4W | | | |
| R103 | 56K | 2W | | | |
| R104 | 5 | 1/4W | Diode | | |
| R105 | 40K | 1/4W | D101 | UF4007 | |
| R201 | 1K | 1/4W | D102 | TVR10G | |
| R202 | 1.2K | 1/4W | D201 | MBRF1045 | |
| R203 | 12K | 1/4W | D202 | MBRF10100 | |
| R204 | 5.6K | 1/4W | ZD101 | Zener Diode | 22V |
| R205 | 5.6K | 1/4W | ZD102 | Zener Diode | 10V |
| | | | Bridge Diode | | |
| | | | BD101 | 2KBP06M 3N257 | Bridge Diode |
| Capacitor | | | Line Filter | | |
| C101 | 220nF/275VAC | Box Capacitor | Line Filter | | |
| C102 | 220nF/275VAC | Box Capacitor | LF101 | 23mH | Wire 0.4mm |
| C103 | 100uF/400V | Electrolytic Capacitor | IC | | |
| C104 | 2.2nF/1kV | Ceramic Capacitor | IC101 | FSDM0565RB | FPS™(5A,650V) |
| C105 | 22uF/50V | Electrolytic Capacitor | IC201 | KA431(TL431) | Voltage reference |
| C106 | 47nF/50V | Ceramic Capacitor | IC301 | H11A817A | Opto-coupler |
| C201 | 1000uF/25V | Electrolytic Capacitor | | | |
| C202 | 1000uF/25V | Electrolytic Capacitor | | | |
| C203 | 1000uF/10V | Electrolytic Capacitor | | | |
| C204 | 1000uF/10V | Electrolytic Capacitor | | | |
| C205 | 47nF/50V | Ceramic Capacitor | | | |

7. Layout




Figure 9. Layout Considerations for FSDM0565RB




Figure 10. Layout Considerations for FSDM0565RB

Package Dimensions

NOTES

Ordering Information

| Product Number | Package | Marking Code | BVdss | Rds(on)Max. |
|-----------------|---------------------|--------------|-------|--------------|
| FSDM0565RBWDTU | TO-220F-6L(Forming) | DM0565R | 650V | 2.2 Ω |
| FSDM0565RBIWDTU | I2-PAK-6L (Forming) | DM0565R | 650V | 2.2 Ω |

WDTU : Forming Type

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.