





USB Power Delivery 3.0 Adaptive Source Charging Controller FUSB3307



FUSB3307 is a highly integrated USB Power Delivery (PD) power source controller that can control a DC port power regulator or the optocoupler in the secondary side of an ACDC adapter. It implements the Source finite state machines of USB Power Delivery 3.0 (PD 3.0) and Type-C™ which includes Programmable Power Supplies (PPS). In order to meet the PPS specification, FUSB3307 supports minimum 3.3 V and maximum 21 V output voltage control. It includes Constant Voltage (Cv) and Constant Current (Cc) modes.



FUSB3307x – Specific Device Code

FUSB3307

APPLICATION DIAGRAM




Figure 1. Offline Application Diagram




Figure 3. Block Diagram

FUSB3307

PIN FUNCTION DESCRIPTION

SOIC Pin Number	QFN Pin Number	Pin Name	I/O Type	Description
1	14	VCC	Supply	Output voltage (Input voltage to the FUSB3307). This pin is tied to the output of the power source to monitor its output voltage and supply internal bias to the FUSB3307 via the VDD pin.
4	19	VDD	Supply	Internal supply voltage regulator output. This pin should be connected to an 1 F external capacitor
2	4, 15, DAP	GND		

ORDERING INFORMATION

Part Number

FUSB3307

Table 4. ELECTRICAL CHARACTERISTICS $V_{CC} = 5\text{ V}$, $T_J = -40^\circ\text{C}$ to 125°C unless otherwise specified.

Parameter	Test Conditions	Symbol	Min	Typ	Max	Unit
-----------	-----------------	--------	-----	-----	-----	------

VCC SECTION



FUSB3307

Application Information

FUSB3307 has the entire PD Device Policy Manager where the FUSB3307 directly controls the DC/DC (DPM), PD Policy Engine, Protocol and PHY layers within controller. In the descriptions that follow, both of these hardware and responds to all the messages typical for PD designs are discussed when describing the operation of the Power Sources. No external processor is needed and it is FUSB3307. Interspersed within these descriptions is it completely USB PD 3.0 with PPS compliant. relates to USB Power Delivery (PD) and Type C specifications. These are just two example designs since there are considerably more use cases of the FUSB3307 in

Two Reference Design Examples

Below are two reference design example applications of reference designs for power source applications. For more the FUSB3307. One is an AC/DC design on the secondary information on specific design needs, please contact your side of the offline design and the other is a DC/DC design onsemifield application engineers.



Figure 5. Offline Reference Design Example

FUSB3307

Power Up and Assumptions

For Figure 5, the focus is on only the secondary side of this power source and only on the interactions with the FUSB3307 device. For Figure 6, only the interconnections of the FUSB3307 with the buckboost shown will be discussed, not the buckboost operation. It is assumed all other functionality of these AC/DC and DC/DC designs is known.

For Figure 5, upon application of an AC source, the secondary side VCC starts at 5 V and for Figure 6, upon application of input VBAT, the buckboost regulates VCC at 5 V for USBiC operation. The FUSB3307 takes its input from the resistor divider ratio comprising of R8 and R9 in Figure 5 and Figure 6 above. In Figure 5, FUSB3307 controls the CATH pin current through the optocoupler, R11 and R10 resistors for providing the feedback to the primary side controller to regulate to 5 V as shown in Figure 7.

typical default operation. However this buckboost resistor divider is

Figure 7. Constant Voltage / Constant Current (CV/CC) section of Application Diagram

In Figure 6, FUSB3307 controls the CATH pin voltage which is tied to the COMP pin of the buckboost which directly regulates the output voltage to 5 V. The ratio of $R9:(R8+R9)$ is expected to be 1:10 to achieve 5 V on VCC upon power up which is typically $R8 = 120 \text{ kohms}$ and $R9 = 13.3 \text{ kohms}$.

In Figure 6, the buckboost has its feedback FB pin which has the resistor that also expects a 1:10 resistor divider in

FUSB3307

CC1 and CC2 Lines and USB Type-C Receptacle Assumptions

If a USB Type-C receptacle is used, CC1 and CC2 are connected from the receptacle to the FUSB3307's CC1 and CC2 pins. If a hardwired connection (called "captive cable" in Type-C and USB PD specifications) is desired, the CC line is connected to CC1 (or CC2 if more convenient for routing) and the VCONN line is connected to CC2 (or CC1) pin not used above.

The design in the figures above assumes a Type-C receptacle (as opposed to captive cable) and all the following descriptions are consistent with this configuration. Also assumed is a USB 2.0 only receptacle (D+ and D-) for a power source application without data (that is, the USB D+ and D- do not go to a USB PHY). All SuperSpeed lines (TX1+, TX1-, RX1+, RX1-)

Figure 10. VBUS Discharge by FUSB3307 via DISC Pin

VBUS is discharged through a resistor (R1) to the DISC pin of the FUSB3307 as shown in the highlighted section in Figure 10. USB Type C specification requires that the supply voltage is not sourced on VBUS until an attach per Type C specification has been determined. Dual back

The external resistor R1 value is dependent on the total bulk capacitance (C8) of this power source so that VBUS is discharged within the time limits dictated by USB PD. A typical value for R1 is 39, 1 W and in addition, there is internal resistance that causes a expected discharge current within the FUSB3307 in its discharge path (see the electrical tables above). If the load current to the Sink is sufficient (exceeds I_{SEN_DSCG} for I_{SEN_DSCG} debounce time) such that the internal discharge is not needed, then the FUSB3307 will automatically disable FET and charge the bulk capacitor C8. This doesn't cause an internal discharge.

Upon power up, the FUSB3307 will discharge VBUS in case there is any voltage on VBUS since the only way a Sink can be attached per Type C specification is if VBUS is discharged to ground (below V_{Safe0V}) upon attach. The discharge resistance limits are governed by the Type C specification when not sourcing power on VBUS (R_{DISC_VBUS} in the electrical tables above). It is preferred that no external load/discharge resistor is connected to VBUS other than R1 to the FUSB3307 discharge DISC pin.

A TVS diode connected from VBUS to ground and shown in the figures ([SZ]ESD7241) allow operating voltages up to 24 V covering the entire VBUS range of 3.3 V to 21 V for a USB PD PPS contract. This can be replaced by a TVS that covers the VBUS range for the use case of this design if needed.

Table 5. TYPE C SPECIFICATION FOR VBUS BULK CAPACITANCE

Symbol	Notes	Min	Max	Units
VBUS Capacitance	Capacitance for source only ports between VBUS and GND pins on receptacle when VBUS is not being sourced.		3000	F
	Capacitance for DRP ports between VBUS and GND pins on receptacle when VBUS is not being sourced.		10	F

Capacitance to ground on the connector side VBUS connection (source of Q1) can be added if needed but it hasn't been shown in the application diagrams above. If added, it is recommended it doesn't exceed 1F for recovery from the source case mentioned above.

Voltage and Current Sensing Operation

As mentioned above (**Power Up and Assumptions**), the resistor ratio from VCC to ground formed by resistors R8 and R9 (typically 1:10 ratio where R8=120k and R9=13.3k) and sensed via FUSB3307 VFB pin will sense the voltage for VCC in order to set a new voltage. For Figure 5 offline design, this will be done via the FUSB3307 CATH pin, the optocoupler, resistor R10 and the primary side PWM controller operation. R11 provides a bias current to the CATH pin feedback circuit within the FUSB3307 and is optional. For Figure 6 buckboost design, this will be done via the FUSB3307 CATH pin controlling the buckboost PWM via its COMP pin. The FUSB3307 will automatically control the CATH pin based on the desired voltage as determined by the USB PD contract and the existing VCC voltage sensed by VFB. If FUSB3307's PD communication is not responded to by the Sink upon initial attach, the

USB 2.0 Data Lines

The USB 2.0 Data Lines D+ and D- can be externally connected together via a 100 ohms resistor to provide the maximum power, a legacy USB device can take, which is 1.5 A per USB Battery Charging v1.2 (BC1.2) specification. This will usually be the case when a USB to microB cable is plugged into this design where this adapter cable has the required Sink Rd resistors within it to allow the FUSB3307 to recognize a Type C attach and to source 5 V

FUSB3307

When a Sink device is connected via the USB connector, as mentioned above, the FUSB3307 will detect a legitimate Type C attachment and drive the GATE pin to turn on the VBUS load switch Q1. The initial voltage on VBUS is always 5 V (4.75 V to 5.5 V voltage range) and the CC pin will advertise 3 A capability which is the maximum power allowed by a Type C (without PD) port. FUSB3307 is not expected to source 5 V (4.75 V to 5.5 V) on the USB

FUSB3307

PD Status message sent to indicate that the source is 5 V pin for a typical Type C connection but no Sink device has been attached to the FUSB3307, then the current consumed is just I_{CC_IGREEN} ($< 870 \mu A$ typical). This low standby current allows for all the energy standard specifications to be well exceeded for offline designs (typically the FUSB3307 within the offline design can achieve 21 mW standby power).

Table 7. PD Status Message to Sink Showing Power is Limited by the Cable

Offset	Field	Bit	Description
5	Power Status	0	...
		1	Source power limited due to cable supported current
		2	...
		6...7	...

The FUSB3307 follows all USB PD specifications including dropping down to USB PD 2.0 operation when it detects a USB PD 2.0 Sink and a USB PD 2.0 cable eMarker (if applicable). All subsequent operation will follow the USB PD 2.0 specification until the FUSB3307 is reset via a Hard Reset message or undergoes a power cycle.

Standby Operation

When the FUSB3307 is in standby, where the source power supply still has to be maintained at 5 V via the CATH

PDIVx Operation

The FUSB3307P6A0BF version of the FUSB3307 can adjust the output power to have any PDP (Power Delivery Power) from 16 W to 60 W in 7.5 W increments using the PDIV pins. Other FUSB3307 versions in the SOIC package will only advertise full power. The FUSB3307 versions in QFN package have the PDIV2 pin which will reduce the total power by 50% when set high. All other versions of the FUSB3307 will advertise the PDPs as shown in Table 6. The output power adjustment is accomplished through the PDIV2, PDIV1 and PDIV0 pins which are shared with the D+ and D- pins of other FUSB3307 versions.

The FUSB3307P6A0BF version can control the power as shown below (Table 8).

Table 8. MODIFIED ADVERTISED PDP BASED ON PDIVx

PDIV2	PDIV1	PDIV0	Total Power (W)	% of 60 W Total	Advertised PDP (Power Delivery Power)
1	1	1	60	100%	PDO's:5,9,12,15,20V @ 3A
1	1	0	52.5	87.50%	PDO's:5,9,12,15 @ 3A, 20V @ 2.6A
1	0	1	45	75%	PDO's:5,9,12,15V @ 3A, 20V @ 2.25A
1	0	0	37.5	62.50%	PDO's:5,9,12V @ 3A, 15V @ 2.46A
0	1	1	30	50%	PDO's:5,9V @ 3A, 12V @ 2.5A, 15V @ 2A
0	1	0	22.5	37.50%	PDO's:5V @ 3A, 9V @ 2.44A, 12V @ 1.83A
0	0	X	16	25%	PDO's:5V@3A, 9V @ 1.77A, 12V @ 1.33A

PDIV0 and PDIV1 are sampled during POR or when the FUSB3307P6A0BF advertises the new PDP values based on the PDIV0 and PDIV1 pin settings.

which causes the new advertised capabilities to be sent to the sink by the FUSB3307P6A0BF. Alternatively, recovery from any protection operation would cause the

Protection Operation

FUSB3307 has a number of ways it protects itself as shown in Table 9.

FUSB3307

FUSB3307

PACKAGE DIMENSIONS


SOIC 14 NB
CASE 751A 03
ISSUE L

NOTES:
1. DIMENSIONING AND TOLERANCING PER
ASME Y14.5M, 1994.

FUSB3307


PACKAGE DIMENSIONS

QFNW20 4x4, 0.5P
CASE 484AT
ISSUE O




3. DIMENSION b APPLIES TO THE PLATED

TOP VIEW



SIDE VIEW



BOTTOM VIEW

A
A1

D
D2

E2
e