






# LC72121, LC72121M, LC72121V

Comparison with the LC72131/M

- Serial data compatible (CCB)
- Identical pin functions
- Two VSS pins were added
- The DIP version is pin compatible  
(VSS pins were inserted as the DIP22S NC pins)
- The MFP product provides a modified pin assignment  
(The MFP20 package was replaced by an MFP24 package, and extra VSS pins were added)
- The SSOP24 is a newly developed package that has the same pin assignment as the MFP24S product

## Pin Assignment



**LC72121, LC72121M, LC72121V**






# LC72121, LC72121M, LC72121V

Continued from preceding page.

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Output low-level voltage	$V_{OL1}$	PD: $I_O = 1 \text{ mA}$			1.0	V
	$V_{OL2}$	$\overline{BO1}$ to $\overline{BO4}$ , $\overline{IO1}$ , $\overline{IO2}$ : $I_O = 1 \text{ mA}$			0.2	V
		$\overline{BO1}$ to $\overline{BO4}$ , $\overline{IO1}$ , $\overline{IO2}$ : $I_O = 8 \text{ mA}$			1.6	V
	$V_{OL3}$	DO: $I_O = 1 \text{ mA}$			0.2	V
DO: $I_O = 5 \text{ mA}$				1.0	V	
$V_{OL4}$	AOUT: $I_O = 1 \text{ mA}$ , $A_{IN} = 1.3 \text{ V}$			0.5	V	
Input high-level current	$I_{IH1}$	CE, DI, CL: $V_I = 6.5 \text{ V}$			5.0	$\mu\text{A}$
	$I_{IH2}$	$\overline{IO1}$ , $\overline{IO2}$ : $V_I = 13 \text{ V}$			5.0	$\mu\text{A}$
	$I_{IH3}$	XIN: $V_I = V_{DD}$	1.3		8	$\mu\text{A}$
	$I_{IH4}$	FMIN, AMIN: $V_I = V_{DD}$	2.5		15	$\mu\text{A}$
	$I_{IH5}$	IFIN: $V_I = V_{DD}$	5.0		30	$\mu\text{A}$
	$I_{IH6}$	AIN: $V_I = 6.5 \text{ V}$			200	nA
Input low-level current	$I_{IL1}$	CE, DI, CL: $V_I = 0 \text{ V}$			5.0	$\mu\text{A}$
	$I_{IL2}$	$\overline{IO1}$ , $\overline{IO2}$ : $V_I = 0 \text{ V}$			5.0	$\mu\text{A}$
	$I_{IL3}$	XIN: $V_I = 0 \text{ V}$	1.3		8	$\mu\text{A}$
	$I_{IL4}$	FMIN, AMIN: $V_I = 0 \text{ V}$	2.5		15	$\mu\text{A}$
	$I_{IL5}$	IFIN: $V_I = 0 \text{ V}$	5.0		30	$\mu\text{A}$
	$I_{IL6}$	AIN: $V_I = 0 \text{ V}$			200	nA
Output off leakage current	$I_{OFF1}$	$\overline{BO1}$ to $\overline{BO4}$ , $\overline{IO1}$ , $\overline{IO2}$ , AOUT: $V_O = 13 \text{ V}$			5.0	$\mu\text{A}$
	$I_{OFF2}$	DO: $V_O = 6.5 \text{ V}$			5.0	$\mu\text{A}$
High-level 3-state off leakage current	$I_{OFFH}$	PD: $V_O = V_{DD}$		0.01	200	nA
Low-level 3-state off leakage current	$I_{OFFL}$	PD: $V_O = 0 \text{ V}$		0.01	200	nA
Input capacitance	$C_{IN}$	FMIN		6		pF
Supply current	$I_{DD1}$	$V_{DD}$ : Xtal = 7.2 MHz, $f_{IN2} = 130 \text{ MHz}$ , $V_{IN2} = 20 \text{ mVrms}$		2.5	6	mA
	$I_{DD2}$	$V_{DD}$ : PLL block stopped (PLL inhibit mode) Crystal oscillator operating (crystal frequency: 7.2 MHz)		0.3		mA
	$I_{DD3}$	$V_{DD}$ : PLL block stopped, crystal oscillator stopped			10	$\mu\text{A}$

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.




## Pin Descriptions

Pin name	Pin No.		Type	Function	Equivalent circuit
	LC72121	LC72121M LC72121V			
XIN XOUT	1 22	1 24	Xtal	<ul style="list-style-type: none"> <li>Crystal oscillator element connections (4.5 or 7.2 MHz)</li> </ul>	 <p>A10146</p>
FMIN	16	17	Local oscillator signal input	<ul style="list-style-type: none"> <li>FMIN is selected when DVS in the serial data is set to 1.</li> <li>Input frequency: 10 to 160 MHz</li> <li>The signal is passed through an internal divide-by-two prescaler and then input to the swallow counter.</li> <li>The divisor can be set to a value in the range 272 to 65535. Since the internal divide-by-two prescaler is used, the actual divisor will be twice the set value.</li> </ul>	 <p>///</p>
AMIN	15	16	Local oscillator signal input	<ul style="list-style-type: none"> <li>AMIN is selected when DVS in the serial data is set to 0.</li> <li>When SNS in the serial data is set to 1: <ul style="list-style-type: none"> <li>Input frequency: 2 to 40 MHz</li> <li>The signal is input to the swallow counter directly.</li> <li>The divisor can be set to a value in the range 272 to 65535. The set value becomes the actual divisor.</li> </ul> </li> <li>When SNS in the serial data is set to 0: <ul style="list-style-type: none"> <li>Input frequency: 0.5 to 10 MHz</li> <li>The signal is input to a 12-bit programmable divider directly.</li> <li>The divisor can be set to a value in the range 4 to 4095. The set value becomes the actual divisor.</li> </ul> </li> </ul>	 <p>A10148</p>

Continued on next page.

LC72121, 72121M, 72121V

Continued from preceding page.


Ú} }æ { ^	$\frac{Ú} {SÓ} \frac{Á} {I} \frac{P} {G} \frac{[É} {F} \frac{S} {S} \frac{O} {I} \frac{G} {G} \frac{F} {F} \frac{T} {X}$	V ^ ] ^	Ø ~ } & cã [ }	Ö ~ ~ áçæ   ^ } cã&i! & ~ ác
ÖÖ	H H	Ö @   i ] Á ^ } æ à   ^	$\overline{ÁV} @ i \cdot \overline{Á} ] i \} \overline{Á} \{ \sim \cdot cã \overline{á} \wedge \overline{á} \cdot \wedge cã @ i \cdot \overline{Á} c [ \overline{Á} \wedge \} æ \overline{à} \wedge \overline{á} \cdot \wedge i \overline{æ}   \overline{á} \overline{æ} cã \overline{á} i \} ] \sim cã \overline{Ç} \overline{Ö} \overline{D} \overline{Á} [ \overline{í} \overline{á} \cdot \wedge \overline{í} \overline{æ}   \overline{á} \overline{æ} cã \overline{á} [ \sim c ] \sim cã \overline{Ç} \overline{Ö} \overline{U} \overline{D} \overline{É}$	 <p>A10149</p>
Öü	I I	Q } ] ~ cã á æ cæ	$\overline{Á} Q ] ] \sim cã - [ \overline{í} \overline{á} \cdot \wedge \overline{í} \overline{æ}   \overline{á} \overline{æ} cã \overline{á} cã \} \cdot \sim \wedge \overline{í} \overline{á} \overline{á} \overline{í} [ \{ \overline{á} c @ \wedge \overline{á} \& [ \} c i : [     \wedge \overline{í}$	 <p>A10150</p>
Öš	í í	Ö   [ & \	$\overline{Á} \overline{Ö}   [ \& \backslash \overline{á} \sim \cdot \wedge \overline{á} \overline{á} - [ \overline{í} \overline{á} \overline{æ} cã \overline{á} \cdot \sim \} \& @ i : [ \} \overline{á} : æ cã [ \} \overline{á} - [ \overline{í} \overline{á} \cdot \wedge \overline{í} \overline{æ}   \overline{á} \overline{æ} cã \overline{á} i \} ] \sim cã \overline{Ç} \overline{Ö} \overline{D} \overline{Á} \overline{æ} \} \overline{á} \cdot \wedge \overline{í} \overline{æ}   \overline{á} \overline{æ} cã \overline{á} [ \sim c ] \sim cã \overline{Ç} \overline{Ö} \overline{U} \overline{D} \overline{É}$	






Structure of the DI Control Data (serial data input)

- IN1 mode



- IN2 mode





Þ[É Ô[ ]c:[|à|[\&\báææ


Ø~} &ci[ }

Ü^|æ^á|áææ




**Serial Data Input (IN1/IN2)  $t_{SU}, t_{HD}, t_{EL}, t_{ES}, t_{EH} \geq 0.75 \mu s$   $t_{LC} < 0.75 \mu s$**

- CL: Normally high




- CL: Normally low




**Serial Data Output (Out)  $t_{SU}, t_{HD}, t_{EL}, t_{ES}, t_{EH} \geq 0.75 \mu s$   $t_{DC}, t_{DH} < 0.35 \mu s$**

- CL: Normally high




- CL: Normally low



P [ c ^ \kappa V @ ^ i a e e a e l & [ ] c ^ i ^ i [ ] k a { ^ \bullet k c o o e } a k o p d k a ^ ^ ) a i [ ] k c ^ i c a e ^ \wedge i [ - k c @ \wedge i ] ~ || E ^ \wedge i ^ \bullet c [ i i a e } a k c @ \wedge i ] i a ) c ^ a i & a i & ^ i c h a [ a e i a i a e } a e & a c e } & \wedge i ^ i } & \wedge k c @ \wedge i O U i ] i } k a e } E e & a e } ^ i [ ] ^ ) E a i a e i } A & a i & ^ a c e

## Serial Data Timing

Structure of the Programmable Divider




A10169

	ÖXÜ	ÜPÜ	0} ] ~ ch] ä}	Ü^cläicä• [!	CE&c~æ häicä• [!	0} ] ~ ch~!^~^)&~!tæ} *^
Æ	F	*	ØTQP	GİGkc[ÄÍÍHÍ	V, ä&^lc@^!•^clçæ]~^	F€kc[ÄFÍ€ÄTP:
Ó	€	F	ÆTQP	GİGkc[ÄÍÍHÍ	V@^!•^clçæ]~^	Gkc[ÄÍ€ÄTP:
Ô	€	€	ÆTQP	IÄc[ÄÍ€JÍ	V@^!•^clçæ]~^	€ÍÄc[ÄF€ÄTP:


\*KÖ [ ] qh&æ!^

Sample Programmable Divider Divisor Calculations


- For FM with a step size of 50 kHz (DVS = 1, SNS = \*: FMIN selected)
  - FM RF = 90.0 MHz (IF +10.7 MHz)
  - FM VCO = 100.7 MHz
  - PLL fref = 25 kHz (R0 = 0, R1 = 1, R2 = 0, R3 = 0)
  - 100.7 MHz (FM VCO) ÷ 25 kHz (fref) ÷ 2 (for the FMIN 1/2 prescaler) 2014 → 07DE (hexadecimal)



- For SW with a step size of 5 kHz (DVS = 0, SNS = 1: AMIN high-speed operation selected)
  - SW RF = 21.75 MHz (IF +450 kHz)
  - SW VCO = 22.20 MHz
  - PLL fref = 5 kHz (R0 = 0, R1 = 1, R2 = 0, R3 = 1)
  - 22.2 MHz (SW VCO) ÷ 5 kHz (fref) = 4440 → 1158 (hexadecimal)




- For MW with a step size of 9 kHz (DVS = 0, SNS = 0: AMIN low-speed operation selected)
  - MW RF = 1008 kHz (IF +450 kHz)
  - WM VCO = 1458 kHz
  - PLL fref = 9 kHz (R0 = 1, R1 = 0, R2 = 0, R3 = 1)
  - 1458 (MW VCO) ÷ 9 kHz (fref) = 162 → 0A2 (hexadecimal)



**Structure of the IF Counter**

The LC72121 IF counter is a 20-bit binary counter, and takes the IF signal from the IFIN pin as its input. The result of the count can be read out serially, MSB first, from the DO pin.




OVF	OVε	T <sup>Λ</sup> ε•~!^ { ^ } ckcā { ^ }	
		T <sup>Λ</sup> ε•~!^ { ^ } ckcā { ^ } ckcā { ^ }	Y <sup>ε</sup> εākcā { ^ } ckcā { ^ }
ε	ε	I <sup>Λ</sup> { •	H <sup>Λ</sup> c [ <sup>Λ</sup> I <sup>Λ</sup> { •
ε	F	î	H <sup>Λ</sup> c [ <sup>Λ</sup> I <sup>Λ</sup> { •
F	ε	HG	T <sup>Λ</sup> c [ <sup>Λ</sup> I <sup>Λ</sup> { •
F	F	î I	T <sup>Λ</sup> c [ <sup>Λ</sup> I <sup>Λ</sup> { •

The IF frequency (Fc) is measured by determining how many pulses were input to the IF counter in the stipulated measurement time, GT.


$$F_c = \frac{C}{GT} \quad (C = F_c \cdot GT) \quad C: \text{Counted value (the number of pulses)}$$

**IF Counter Frequency Measurement Examples**

- When the measurement time (GT) is 32 ms and the counted value (C) is 53980 (hexadecimal) or 342,400 (decimal).  
IF frequency (Fc) = 342400 ÷ 32 ms = 10.7 MHz



- When the measurement time (GT) is 8 ms and the counted value (C) is E10 (hexadecimal) or 3600 (decimal).  
IF frequency (Fc) = 3600 ÷ 8 ms = 450 kHz





## IF Counter Operation

Applications must first, before starting an IF count operation reset the IF counter by setting CTE in the serial data to 0. The IF counter operation is started setting CTE in the serial data from 0 to 1. Although the serial data is latched by dropping the CE pin from high to low, the IF signal input to the IFIN pin must be provided within the wait time from the point CE goes low. Next, the readout of the IF counter after measurement is complete must be performed while CTE is still 1, since the counter will be reset if CTE is set to 0.

Note: If IF counting is used, applications must determine whether or not the IF IC SD (station detect) signal is present in the microcontroller software, and perform the IF count only if that signal is asserted. This is because auto-search techniques that use IF counting only are subject to incorrect stopping at points where there is no station due to IF buffer leakage.

Note that the LC72121 input sensitivity can be controlled with the IFS bit in the serial data.

Reduced sensitivity mode (IFS = 0) must be selected when this IC is used in conjunction with an IF IC that does not provide an SD output and auto-search is implemented using only IF counting.

IFIN Minimum Sensitivity Stan

R \*\$

us0 plbA

M V M

M M

/

bsensa &ithan e a 0 Bt

# \$

**Unlocked State Detection Timing**


- Unlocked state detection timing

Unlocked state detection is performed during the reference frequency ( $f_{ref}$ ) period (interval). This means that a period at least as long as the period of the reference frequency is required to recognize the locked/unlocked state. However, applications must wait at least twice the period of the reference frequency immediately after changing the divisor (N) before checking the locked/unlocked state.



**Figure 1 Unlocked State Detection Timing**

For example, if  $f_{ref}$  is 1 kHz (a period of 1 ms) applications must wait at least 2 ms after the divisor N is changed before performing a locked/unlocked check.




**Figure 2 Circuit Structure**

### Figure 3 Combining with Software

- Outputting the unlocked state data in the serial data

At the point of data output 1 in figure 3, the unlocked state data will indicate the unlocked state, since the VCO frequency is not stable (locked) yet. In cases such as this, the application should wait at least one whole period and then check again whether or not the frequency has stabilized with the data output 2 operation in the figure. Applications can implement even more reliable recognition of the locked state by performing several more checks of the state and requiring that the locked state be detected sequentially.

<Flowchart for Lock Detection>




- Directly outputting the unlocked state to the DO pin


Since the unlocked state is M state, n̄r

**Clock Time Base Usage Notes**


When using the clock time base output function, the output pin ( $\overline{BO1}$ ) pull-up resistor must have a value of over 100 k $\Omega$ . The use of a Schmitt input in the microcontroller that accepts this signal is recommended to reduce chattering. This is to prevent degradation of the VCO C/N characteristics when combining with a loop filter that uses the internal transistor provided to form a low-pass filter. Although the ground for the clock time base output pin ( $V_{SSd}$ ) and the ground for the transistor ( $V_{SSa}$ ) are isolated internally on the chip, applications must take care to avoid ground loops and minimize current fluctuations in the time base pin to prevent degradation of the low-pass filter characteristics.



**Pin States after a Power on Reset**



Sample Application Circuit  
(Using the DIP22S package)



Other Items

- Notes on the phase comparator dead zone

ÖZF	ÖZE	Ö^æáá: [ } ^á { { á^	Ö@æ! * ^á ] ~ { }	Ö^æáá: [ } ^
€	€	ÖZÆ	UP;UP	.á.€•
€	F	ÖZÖ	UP;UP	.€•
F	€	ÖZÖ	U00;U00	É€•
F	F	ÖZÖ	U00;U00	ÉÉ€•


When the charge pump is used with one of the ON/ON modes, correction pulses are generated from the charge pump even if the PLL is locked. As a result, it is easy for the loop to become unstable, and special care is required in application design. The following problems can occur if an ON/ON mode is used.

- Sidebands may be created by reference frequency leakage.
- Sidebands may be created by low-frequency leakage due to the correction pulse envelope.

Although the loop is more stable when a dead zone is present (i.e. when an OFF/OFF mode is used), a dead zone makes it more difficult to achieve excellent C/N characteristics. On the other hand, while it is easy to achieve good C/N characteristics when there is no dead zone, achieving good loop stability is difficult. Accordingly, the DZA and DZB settings, in which there is no dead zone, can be effective in situations where a signal-to-noise ratio of 90 to 100 dB or higher is required in FM reception, or where it is desirable to increase the pilot margin in AM stereo reception. However, if such a high signal-to-noise ratio is not required for FM reception, if an adequate pilot margin can be acquired in AM stereo reception, or if AM stereo is not required, then either DZC or DZD, in which there is a dead zone, should be chosen.


Dead Zone

As shown in figure 1, the phase comparator compares a reference frequency (fr) with fp. As shown in figure 2, the phase comparator's characteristics consist of an output voltage (V) that is proportional to the phase difference  $\phi$ . However, due to internal circuit delay and other factors, an actual circuit has a region (the dead zone, B) where the circuit cannot actually compare the phases. To implement a receiver with a high S/N ratio, it is desirable that this region be as small as possible. However, it is often desirable to have the dead zone be slightly wider in popularly-priced models. This is because in certain cases, such as when there is a strong RF input, popularly-priced models can suffer from mixer to VCO RF leakage that modulates the VCO. When the dead zone is small, the circuit outputs signals to correct this modulation and this output further modulates the VCO. This further modulation may then generate beats and the RF signal.



A10184

Figure 1



A10185

Figure 2

- Notes on the FMIN, AMIN, and IFIN pins

Coupling capacitors should be placed as close to their pin as possible. A capacitance of about 100 pF is desirable for these capacitors. In particular, if the IFIN pin coupling capacitor is not held under 1000 pF, the time to reach the bias level may become excessive and incorrect counts may result due to the relationship with the wait time.

- Notes on IF counting → Use the SD signal in conjunction with IF counting

When counting the IF frequency, the microcontroller must determine the presence or absence of the IF IC SD (station detect) signal and turn on the IF counter buffer output and execute the IF count only if there is an SD signal. Auto-search techniques that only use the IF counter are subject to incorrect stopping at points where there is no station due to IF buffer leakage.

- DO pin usage

The DO pin can be used for IF counter count completion checking and as an unlock detection output in addition to its use in data output mode. It is also possible to have the DO pin reflect the state of an input pin to input that state to the microcontroller.

- Power supply pins

Capacitors must be inserted between the power supply  $V_{DD}$  and  $V_{SS}$  pins for noise exclusion. These capacitors must be placed as close as possible to the  $V_{DD}$  and  $V_{SS}$  pins.

- VCO setup

Applications must be designed so that the VCO (local oscillator) does not stop, even if the control voltage (<sup>2</sup> 1Mbelaci

**Package Dimensions**

unit : mm

[LC72121]



# LC72121, LC72121M, LC72121V

## Package Dimensions

unit : mm


[LC72121M]

SOIC24 W / MFP24S (300 mil)

CASE 751CG

ISSUE O

12,85 MA





ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support