
Comparison with the LC72131/M

- Serial data compatible (CCB)
- Identical pin functions
- Two VSS pins were added
- The DIP version is pin compatible
- (VSS pins were inserted as the DIP22S NC pins)
- The MFP product provides a modified pin assignment
- (The MFP20 package was replaced by an MFP24 package, and extra VSS pins were added)
- The SSOP24 is a newly developed package that has the same pin assignment as the MFP24S product

Pin Assignment



Continued from preceding page.

Parameter	Symbol	Conditions		Ratings		Unit
Parameter	Symbol	Conditions	min	typ	max	
	V _{OL} 1	PD: I _O = 1 mA			1.0	V
		$\overline{\text{BO1}}$ to $\overline{\text{BO4}}$, $\overline{\text{IO1}}$, $\overline{\text{IO2}}$: I _O = 1 mA			0.2	V
Output low-level voltage	V _{OL} 2	$\overline{\text{BO1}}$ to $\overline{\text{BO4}}$, $\overline{\text{IO1}}$, $\overline{\text{IO2}}$: I _O = 8 mA			1.6	V
		DO: I _O = 1 mA			0.2	V
	V _{OL} 3	DO: I _O = 5 mA			1.0	V
	V _{OL} 4	AOUT: I _O = 1 mA, AIN = 1.3 V			0.5	V
	I _{IH} 1	CE, DI, CL: V _I = 6.5 V			5.0	μA
	I _{IH} 2	$\overline{101}, \overline{102}: V_1 = 13 V$			5.0	μA
Input high-level current	I _{IH} 3	XIN: $V_1 = V_{DD}$	1.3		8	μA
input nigh-level current	I _{IH} 4	FMIN, AMIN: V _I = V _{DD}	2.5		15	μA
	I _{IH} 5	IFIN: $V_I = V_{DD}$	5.0		30	μA
	I _{IH} 6	AIN: V _I = 6.5 V			200	nA
	l _{IL} 1	CE, DI, CL: V _I = 0 V			5.0	μA
	I _{IL} 2	$\overline{IO1}, \overline{IO2}: V_I = 0 V$			5.0	μA
Input low-level current	I _{IL} 3	$XIN: V_I = 0 V$	1.3		8	μA
Input low-level current	I _{IL} 4	FMIN, AMIN: $V_I = 0 V$	2.5		15	μA
	I _{IL} 5	IFIN: $V_I = 0 V$	5.0		30	μA
	I _{IL} 6	AIN: $V_1 = 0 V$			200	nA
Output off lookage ourrept	I _{OFF} 1	$\overline{\text{BO1}}$ to $\overline{\text{BO4}}$, $\overline{\text{IO1}}$, $\overline{\text{IO2}}$, AOUT: V _O = 13 V			5.0	μA
Output off leakage current	I _{OFF} 2	DO: V _O = 6.5 V			5.0	μA
High-level 3-state off leakage current	I _{OFFH}	PD: $V_0 = V_{DD}$		0.01	200	nA
Low-level 3-state off leakage current	IOFFL	PD: $V_0 = 0 V$		0.01	200	nA
Input capacitance	C _{IN}	FMIN		6		pF
	I _{DD} 1	V_{DD} : Xtal = 7.2 MHz, f_{IN} 2 = 130 MHz, V_{IN} 2 = 20 mVrms		2.5	6	mA
Supply current	I _{DD} 2	V _{DD} : PLL block stopped (PLL inhibit mode) Crystal oscillator operating (crystal frequency: 7.2 MHz)		0.3		mA
	I _{DD} 3	V _{DD} : PLL block stopped, crystal oscillator stopped			10	μA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Pin Descriptions


Pin	Pin I	No.	-		-
name	LC72121	LC72121M LC72121V	Туре	Function	Equivalent circuit
XIN XOUT	1 22	1 24	Xtal	Crystal oscillator element connections (4.5 or 7.2 MHz)	A10146
				FMIN is selected when DVS in the serial data is set to 1.	W
				Input frequency: 10 to 160 MHz	
FMIN	16	17	Local oscillator	• The signal is passed through an internal divide-by-two prescaler and then input to the swallow counter.	
			signal input	• The divisor can be set to a value in the range 272 to 65535. Since the internal divide-by-two prescaler is used, the actual divisor will be twice the set value.	
				 AMIN is selected when DVS in the serial data is set to 0. 	
				When SNS in the serial data is set to 1:	
				Input frequency: 2 to 40 MHz	
				 The signal is input to the swallow counter directly. 	
AMIN	15	16	Local oscillator	• The divisor can be set to a value in the range 272 to 65535. The set value becomes the actual divisor.	
			signal input	When SNS in the serial data is set to 0:	
				Input frequency: 0.5 to 10 MHz	7/7
				 The signal is input to a 12-bit programmable divider directly. 	A10148
				• The divisor can be set to a value in the range 4 to 4095. The set value becomes the actual divisor.	

Continued on next page.


Continued from preceding page.

Pin name	Pin LC72121	No. LC72121M LC72121V	Туре	Function	Equivale	ent circuit
CE	3	3	Chip enable	This pin must be set high to enable serial data input (DI) or serial data output (DO).	0	A10149
DI	4	4	Input data	Input for serial data transferred from the controller		A10150
CL	5	5	Clock	Clock used for data synchronization for serial data input (DI) and serial data output (DO).		<u>, </u>

- Structure of the DI Control Data (serial data input)
- IN1 mode



• IN2 mode



DI Control Data

No.	Control block/data				Function ies the divisor for the programmable divider.							
		:	Spec	ifies th	ne div	isor fo	or the progra	ammable divid	er.			
		•	This i	is a bir	nary v	alue	in which P1	5 is the MSB.	The LSB cha	inges depending o	on DVS and SNS.	
					_				(*	: dont care)		
			D	VS	SI	NS	LSB	Set divisor (N) Actu	al divisor		
				1		*	P0	272 to 6553	5 Twice t	he set value		
				0		1	P0	272 to 6553	35 The	set value		
				0		0	P4	4 to 4095	The	set value		
	Programmable divider data	*	I SB·	When	P4 is	the I	SB P0 to I	P3 are ignored				
1	P0 to P15	'	200.	· · · · ·		, 110 1		o alo ignoroc	•			
	DVS, SNS	•	Thes	e pins	selec	t the	signal input	to the program	nmable divid	er (FMIN or AMIN) and switch the input	
		1	frequ	ency r	ange.							
										(* : donqt care))	
			D	VS	SI	NS	Input pin	Frequency r	ange accepte	d by the input pin		
				1		*	FMIN		10 to 160 M	1Hz		
				0		1	AMIN		2 to 40 MI	Ηz		
				0		0	AMIN		0.5 to 10 N	lHz		
		* ;	See t	he ‰St	ructu	re of t	he Program	nmable Divide	+ section for	details.		
			Refe	rence	freque	encys	selection					
			R3	1	R1	R0	1	ference freque	ncy]		
			0	0	0	0		100 kH	lz	-		
			0	0	0	1		50				
			0	0	1	0		25				
			0	0	1	1		25				
			0	1	0	0		12.5				
			0	1	0	1		6.25				
			0	1	1	0		3.125				
			0	1	1	1		3.125		-		
	Reference divider		1	0	0	0		10				
2	data		1	0	0	1		9				
2	R0 to R3		1	0	1	0		5 1				
	XS		1	1	0	0		3		-		
				1	0	1		15				
			1	1	1	0		IIBIT + Xtal OS	SC STOP	-		
			1	1	1	1		PLL INHIBIT		-		
					_]		
		1		NHIBI								
										goes to the high-	the FMIN, AMIN, and IFIN impedance state.	
		1					ent selectio	-		0 0	•	
			XS =	0: 4.5	MHz							
			XS =	1: 7.2	MHz							
		No	ote th	at 7.2	MHz	is sel	ected after	a power on re	set.			
								nmand data				
				= 1: S								
							ounter	reme-t t				
	IF counter control	'	Detei	mines	s the l		inter measu	rement time.				
3	data		G	GT1	G	Т0	Measure	ment time	Wait time			IFS
~	CTE			0		0	4	ms	3 to 4 ms			
	GT0, GT1			0		1		8	3 to 4			
				1		0	3	32	7 to 8			
				1		1	6	64	7 to 8			
		*	See t	he %St	ructu	re of t	he IF Coun	ter+ section for	details.			inued on nex

Continued on next page.

No. Control block/data

Function


Related data

Continued from preceding page.

No.	Control block/data	Function	Related data
9	Clock time base TBC	Setting the TBC bit to 1 causes an 8-Hz clock time base signal with a 40% duty to be output from the $\overline{\text{BO1}}$ pin. (The BO1 data will be ignored.)	BO1
10	Charge pump control data DLC	Forcibly controls the charge pump output. DLC Charge pump output 0 Normal operation 1 Forced to low * If the circuit deadlocks due to the VCO control voltage (Vtune) being 0 and the VCO being stopped, applications can get out of the deadlocked state by setting the charge pump output to low and setting Vtune to V _{CC} . (Deadlock clear circuit)	
11	IF counter control data IFS	This data is normally set to 1. Setting this data to 0 sets the circuit to reduced input sensitivity mode, in which the sensitivity is reduced by about 10 to 30 mV rms. * See the IIF Counter Operation+ section for details.	
12	Test data TEST0 to 2	Test data TEST0 TEST1 All these bits must be set to 0. TEST2 All these bits are set to 0 after a power on reset.	
13	DNC	This bit must be set to 0.	

Structure of the DO Output Data (serial data output)

• OUT mode




DO Output Data

No.	Control block/data	Function	Related data
1	I/O port data 12, I1	Data latched from the I/O port $\overline{IO1}$ or $\overline{IO2}$ pin states. These bits reflect the pin states regardless of the I/O port mode (input or output). The data is latched at the point the circuit enters data output mode (OUT mode). I1 \leftarrow The $\overline{IO1}$ pin state \Box H : 1 I2 \leftarrow The $\overline{IO2}$ pin state \Box L : 0	IOC1 IOC2
2	PLL unlocked state data UL	Indicates the state of the unlocked state detection circuit. UL \leftarrow 0: When the PLL is unlocked. UL \leftarrow 1: When the PLL is locked or in the detection disabled mode.	ULO UL1
3	IF counter binary data C19 to C0	Indicates the value of the IF counter (20-bit binary counter). C19 \leftarrow MSB of the binary counter C0 \leftarrow LSB of the binary counter	CTE GT0 GT1

Serial Data Input (IN1/IN2) $t_{SU},\,t_{HD},\,t_{EL},\,t_{ES},\,t_{EH} \geq 0.75~\mu s~t_{LC}$ < 0.75 μs


• CL: Normally high




Serial Data Output (Out) $t_{SU},\,t_{HD},\,t_{EL},\,t_{ES},\,t_{EH} \geq 0.75~\mu s~t_{DC},\,t_{DH}$ < 0.35 μs

• CL: Normally high

<u>.</u>




• CL: Normally low



Note: The data conversion times (t_{DC} and t_{DH}) depend on the value of the pull-up resistor and the printed circuit board capacitance since the DO pin is an n-channel open-drain circuit.

Serial Data Timing

Structure of the Programmable Divider



\sim	DVS	SNS	Input pin	Set divisor	Actual divisor	Input frequency range
A	1	*	FMIN	272 to 65535	Twice the set value	10 to 160 MHz
В	0	1	AMIN	272 to 65535	The set value	2 to 40 MHz
С	0	0	AMIN	4 to 4095	The set value	0.5 to 10 MHz

*: Dont care

Sample Programmable Divider Divisor Calculations

- For FM with a step size of 50 kHz (DVS = 1, SNS = *: FMIN selected)
- FM RF = 90.0 MHz (IF +10.7 MHz)

FM VCO = 100.7 MHz

PLL fref = 25 kHz (R0 = 0, R1 = 1, R2 = 0, R3 = 0)

100.7 MHz (FM VCO) \div 25 kHz (fref) \div 2 (for the FMIN 1/2 prescaler) 2014 \rightarrow 07DE (hexadecimal)


E D 7	0	
	1 0 0 0 0 0 *	1 0 1 0 0
P0 P2	P10 P11 P12 P13 P14 P15 SNS	DVS CTE XS R0 R1 R1 R3 R3

• For SW with a step size of 5 kHz (DVS = 0, SNS = 1: AMIN high-speed operation selected) SW RF = 21.75 MHz (IF +450 kHz)

SW VCO = 22.20 MHz


PLL fref = 5 kHz (R0 = 0, R1 = 1, R2 = 0, R3 = 1)

22.2 MHz (SW VCO) \div 5 kHz (fref) = 4440 \rightarrow 1158 (hexadecimal)




 For MW with a step size of 9 kHz (DVS = 0, SNS = 0: AMIN low-speed operation selected) MW RF = 1008 kHz (IF +450 kHz)
 WM VCO = 1458 kHz

WM VCO = 1458 kHz PLL fref =9 kHz (R0 = 1, R1 = 0, R2 = 0, R3 = 1) 1458 (MW VCO) ÷ 9 kHz (fref) = 162 → 0A2 (hexadecimal)



Structure of the IF Counter

The LC72121 IF counter is a 20-bit binary counter, and takes the IF signal from the IFIN pin as its input. The result of the count can be read out serially, MSB first, from the DO pin.



GT1	GT0	Measurement time							
GII	GIU	Measurement time (GT)	Wait time (t _{WU})						
0	0	4 ms	3 to 4 ms						
0	1	8	3 to 4 ms						
1	0	32	7 to 8 ms						
1	1	64	7 to 8 ms						

The IF frequency (Fc) is measured by determining how many pulses were input to the IF counter in the stipulated measurement time, GT.

 $Fc = \frac{C}{GT} (C = Fc \times GT)$


C: Counted value (the number of pulses)

IF Counter Frequency Measurement Examples

• When the measurement time (GT) is 32 ms and the counted value (C) is 53980 (hexadecimal) or 342,400 (decimal). IF frequency (F_C) = 342400 ÷ 32 ms = 10.7 MHz

	5	2			;	3				2				3)	
0	1	0	1	0	0	1	1	1	0	0	1	1	0	0	0	0	0	0	0
519	18	317	C16	215	014	313	312	511	C10	60	8	C7	C6	C5	C4	C	C2	5	8

• When the measurement time (GT) is 8 ms and the counted value (C) is E10 (hexadecimal) or 3600 (decimal). IF frequency (F_C) = 3600 ÷ 8 ms = 450 kHz



IF Counter Operation

Applications must first, before starting an IF count operation reset the IF counter by setting CTE in the serial data to 0. The IF counter operation is started setting CTE in the serial data from 0 to 1. Although the serial data is latched by dropping the CE pin from high to low, the IF signal input to the IFIN pin must be provided within the wait time from the point CE goes low. Next, the readout of the IF counter after measurement is complete must be performed while CTE is still 1, since the counter will be reset if CTE is set to 0.

Note: If IF counting is used, applications must determine whether or not the IF IC SD (station detect) signal is present in the microcontroller software, and perform the IF count only if that signal is asserted. This is because auto-search techniques that use IF counting only are subject to incorrect stopping at points where there is no station due to IF buffer leakage.

Note that the LC72121 input sensitivity can be controlled with the IFS bit in the serial data.

Reduced sensitivity mode (IFS = 0) must be selected when this IC is used in conjunction with an IF IC that does not provide an SD output and auto-search is implemented using only IF counting.

IFIN N	Minimum Sensitivity	Stan					Ν		e	_				
R	*\$					"		i		#tsi	ò	`		
us0	plbA													
ΜV	V M													
М	Μ													
/		bsensa	&ithan e	а	0	Bt							#	\$

Unlocked State Detection Timing

• Unlocked state detection timing

Unlocked state detection is performed during the reference frequency (fref) period (interval). This means that a period at least as long as the period of the reference frequency is required to recognize the locked/unlocked state. However, applications must wait at least twice the period of the reference frequency immediately after changing the divisor (N) before checking the locked/unlocked state.




Figure 1 Unlocked State Detection Timing

For example, if fref is 1 kHz (a period of 1 ms) applications must wait at least 2 ms after the divisor N is changed before performing a locked/unlocked check.





Figure 2 Circuit Structure

Figure 3 Combining with Software

• Outputting the unlocked state data in the serial data

At the point of data output 1 in figure 3, the unlocked state data will indicate the unlocked state, since the VCO frequency is not stable (locked) yet. In cases such as this, the application should wait at least one whole period and then check again whether or not the frequency has stabilized with the data output 2 operation in the figure. Applications can implement even more reliable recognition of the locked state by performing several more checks of the state and requiring that the locked state be detected sequentially.


<Flowchart for Lock Detection>




• Directly outputting the unlocked state to the DO pin Since the unlocked stateu $\,M\,state\,$ nÕ r $\,$

Clock Time Base Usage Notes


When using the clock time base output function, the output pin $(\overline{BO1})$ pull-up resistor must have a value of over 100 k Ω . The use of a Schmitt input in the microcontroller that accepts this signal is recommended to reduce chattering. This is to prevent degradation of the VCO C/N characteristics when combining with a loop filter that uses the internal transistor provided to form a low-pass filter. Although the ground for the clock time base output pin (V_{SSd}) and the ground for the transistor (V_{SSa}) are isolated internally on the chip, applications must take care to avoid ground loops and minimize current fluctuations in the time base pin to prevent degradation of the low-pass filter characteristics.



Pin States after a Power on Reset



Sample Application Circuit (Using the DIP22S package)



Other Items

DZ1	DZ0	Dead zone mode	Charge pump	Dead zone
0	0	DZA	ON/ON	0s
0	1	DZB	ON/ON	.0s
1	0	DZC	OFF/OFF	+0s
1	1	DZD	OFF/OFF	+ +0s

• Notes on the phase comparator dead zone

When the charge pump is used with one of the ON/ON modes, correction pulses are generated from the charge pump even if the PLL is locked. As a result, it is easy for the loop to become unstable, and special care is required in application design. The following problems can occur if an ON/ON mode is used.

- Sidebands may be created by reference frequency leakage.

- Sidebands may be created by low-frequency leakage due to the correction pulse envelope.

Although the loop is more stable when a dead zone is present (i.e. when an OFF/OFF mode is used), a dead zone makes it more difficult to achieve excellent C/N characteristics. On the other hand, while it is easy to achieve good C/N characteristics when there is no dead zone, achieving good loop stability is difficult. Accordingly, the DZA and DZB settings, in which there is no dead zone, can be effective in situations where a signal-to-noise ratio of 90 to 100 dB or higher is required in FM reception, or where it is desirable to increase the pilot margin in AM stereo reception. However, if such a high signal-to-noise ratio is not required for FM reception, if an adequate pilot margin can be acquired in AM stereo reception, or if AM stereo is not required, then either DZC or DZD, in which there is a dead zone, should be chosen.

Dead Zone

As shown in figure 1, the phase comparator compares a reference frequency (fr) with fp. As shown in figure 2, the phase comparator's characteristics consist of an output voltage (V) that is proportional to the phase difference ø. However, due to internal circuit delay and other factors, an actual circuit has a region (the dead zone, B) where the circuit cannot actually compare the phases. To implement a receiver with a high S/N ratio, it is desirable that this region be as small as possible. However, it is often desirable to have the dead zone be slightly wider in popularly-priced models. This is because in certain cases, such as when there is a strong RF input, popularly-priced models can suffer from mixer to VCO RF leakage that modulates the VCO. When the dead zone is small, the circuit outputs signals to correct this modulation and this output further modulates the VCO. This further modulation may then generate beats and the RF signal.




Figure 1

Figure 2

• Notes on the FMIN, AMIN, and IFIN pins Coupling capacitors should be placed as close to their pin as possible. A capacitance of about 100 pF is desirable for these capacitors. In particular, if the IFIN pin coupling capacitor is not held under 1000 pF, the time to reach the bias level may become excessive and incorrect counts may result due to the relationship with the wait time.

• Notes on IF counting \rightarrow Use the SD signal in conjunction with IF counting

When counting the IF frequency, the microcontroller must determine the presence or absence of the IF IC SD (station detect) signal and turn on the IF counter buffer output and execute the IF count only if there is an SD signal. Auto-search techniques that only use the IF counter are subject to incorrect stopping at points where there is no station due to IF buffer leakage.

• DO pin usage

The DO pin can be used for IF counter count completion checking and as an unlock detection output in addition to its use in data output mode. It is also possible to have the DO pin reflect the state of an input pin to input that state to the microcontroller.

• Power supply pins

Capacitors must be inserted between the power supply V_{DD} and V_{SS} pins for noise exclusion. These capacitors must be placed as close as possible to the V_{DD} and V_{SS} pins.

• VCO setup

Applications must be designed so that the VCO (local oscillator) does not stop, even if the control voltage (2 Mbelaci

Package Dimensions

unit : mm

[LC72121]


Package Dimensions


unit : mm

[LC72121M]

SOIC24 W / MFP24S (300 mil) CASE 751CG ISSUE O

12.85 MA





ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support