# PLL Frequency Synthesizer for Tuners in Radio/Cassette Players

#### Overview

The LC72131K and LC72131KMA are PLL frequency synthesizers for use in tuners in radio/cassette players. They allow high-performance AM/FM tuners to be implemented easily.

#### **Features**

High speed programmable dividers FMIN: 10 to 160 MHz ..... pulse swallower (built-in divide-by-two prescaler) AMIN: 2 to 40 MHz ..... pulse swallower 0.5 to 10 MHz ..... direct division IF counter IFIN: 0.4 to 12 MHz ..... AM/FM IF counter **Reference frequencies** Twelve selectable frequencies (4.5 or 7.2 MHz crystal) 100, 50, 25, 15, 12.5, 6.25, 3.125, 10, 9, 5, 3, 1 kHz Phase comparator Dead zone control Unlock detection circuit Deadlock clear circuit Built-in MOS transistor for forming an active low-pass filter I/O ports Dedicated output ports: 4 Input or output ports: 2 Support clock time base output Serial data I/O Support CCB\* format communication with the system controller. **Operating** ranges Supply voltage : 4.5 to 5.5 V Operating temperature : 40 to +85 C Packages LC72131K : DIP22S (300mil) LC72131KMA : MFP20J (300mil)



## **ON Semiconductor®**

www.onsemi.com



PDIP22 / DIP22S (300 mil) [LC72131K]

SOIC20W / MFP20J (300 mil) [LC72131KMA]

\* Computer Control Bus (CCB) is an ON Semiconductor's original bus format and the bus addresses are controlled by ON Semiconductor.

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 23 of this data sheet.

## Specifications

## Absolute Maximum Ratings at Ta = 25 C, $V_{SS}$ = 0 V

Parameter	Symbol	Pins	Conditions	Ratings	Unit
Supply voltage	V <sub>DD</sub> max	V <sub>DD</sub>		0.3 to +7.0	V
Maximum input voltage	V <sub>IN</sub> 1 max	CE, CL, DI, AIN		0.3 to +7.0	V
	V <sub>IN</sub> 2 max	XIN, FMIN, AMIN, IFIN		0.3 to V <sub>DD</sub> +0.3	V
	V <sub>IN</sub> 3 max	IO1, IO2		0.3 to +15	V
Maximum output	V <sub>O</sub> 1 max	DO		0.3 to +7.0	V
voltage	V <sub>O</sub> 2 max	XOUT, PD		0.3 to V <sub>DD</sub> +0.3	V
	V <sub>O</sub> 3 max	$\overline{BO1}$ to $\overline{BO4}$ , $\overline{IO1}$ , $\overline{IO2}$ ,		0.0 to 145	N/
		AOUT		0.3 to +15	V
Maximum output	IO1 max	BO1		0 to 3.0	mA
current	I <sub>O</sub> 2 max	DO, AOUT		0 to 6.0	mA
	IO3 max	$\overline{BO2}$ to $\overline{BO4}$ , $\overline{IO1}$ , $\overline{IO2}$		0 to 10	mA
Allowable power dissipation	Pd max		Ta 85 C [LC72131K]	350	mW
			Ta 85 C [LC72131KMA]	180	mW
Operating temperature	Topr			40 to +85	С
Storage temperature	Tstg			55 to +125	С

Note 1: Power pins V<sub>DD</sub> and V<sub>SS</sub>: Insert a capacitor with a capacitance of 2,000pF or higher between these pins when using the IC.

# Allowable Operating Ranges at Ta = 40 C to +85 C, $V_{SS} = 0 V$

Paramotor	Symbol Pins		Conditions		unit		
Falameter	Symbol	FIIIS	Conditions	min	typ	max	unit
Supply voltage	VDD	V <sub>DD</sub>		4.5		5.5	V

Note 1: Recommended crystal oscillator CI values:

CI 120 (For a 4.5 MHz crystal)

CI 70 (For a 7.2 MHz crystal)

The characteristics of the oscillation circuit depends on the printed circuit board, circuit constants, and other

factors. Therefore we recommend consulting with the anufacturer of the crystal for evaluation and reliability. Note 2: Refer to "Serial Data Timing".

#### Electrical Characteristics in the Allowable Operating Ranges

Baramatar	Symbol	Dina	Conditions		Ratings	unit		
Falameter		FIII5	Conditions	min	typ	max	unit	
Built-in feedback	Rf1	XIN			1.0		M 1.	4 ref466.86 657
resistance								

Package Dimensions

unit : mm

[LC72131K]

۲ )

)

 $\backslash$ 

## Package Dimensions

unit : mm

### [LC72131KMA]

SOIC20W / MFP20J (300 mil) CASE 751DE ISSUE O

#### **Pin Functions**

Symbol	Pin No. LC72131K LC72131KMA	Туре	Functions	Circuit configuration	
XIN	1				
XOUT					

#### Continued from preceding page.

Symbol	Pin	No.	Тиро	Functions	Circuit configuration	
Symbol	LC72131K	LC72131KMA	туре	Functions		
PD	18	16	Charge pump output	PLL charge pump output When the frequency generated by dividing the local oscillator frequency by N is higher than the reference frequency, a high level is output from the PD pin. Similarly, when that frequency is lower, a low level is output. The PD pin goes to the high impedance state when the frequencies match.		
AIN AOUT	19 20	17 18	LPF amplifier transistors	The n-channel MOS transistor used for the PLL active low-pass filter.		
IFIN	12	11	IF counter	Accepts an input in the frequency range 0.4 to 12MHz. The input signal is directly transmitted to the IF counter. The result is output starting the MSB of the IF counter using the DO pin. Four measurement periods are supported: 4, 8, 32, and 64ms.		

### DI Control Data (Serial Data Input) Structure

[1] IN1 mode



[2] IN2 mode



#### **Control Data Functions**

No.	Control block/data					Functions		Related data	
(1)	Programmable	Data that s							
	divider data	A binary va							
	P0 to P15	DVS and S							
		DVS	SNS	LSB	LSB Divisor setting (N)		Actual divisor		
		1	*	P0	2	72 to 65535	Twice the value of the setting		
		0	1	P0	2	72 to 65535	The value of the setting		
		0	0	P4		4 to 4095	The value of the setting		
		Note: P0 to	o P3 are ig	nored whe	en P4 is the	ESB.			
	DVG ONG	O a la ata th	:			1) for the survey of the survey			
	DV5, 5N5	Selects the	e signai inp	out pin (Aiv	(IIN OF FIVIII)	<ul> <li>for the programma</li> </ul>	able divider, switches		
			equency i	ange. ( . u I	unt care)				
		DVS	SNS		Input pin	1	Input frequency range		
		1	*		FMIN		10 to 160MHz		
		0	1		AMIN		2 to 40MHz		
		0	0		AMIN		0.5 to 10MHz		
		Note: See	the "Progr	ammable I	Divider Stru	ucture" item for more	information.		
(2)	Reference divider	Reference	frequency	(fref) sele	ction data.				
	data	R3	R2	R1	R0	Refe	erence frequency		
	R0 to R3	0	0	0	0		100kHz		
		0	0	0	1		50		
		0	0	1	0		25		
		0	0	1					
			1	0					
		0	1	1	0 3125				
		0	1	1	1 1 3.125				
		1	0	0	0 0 10				
		1	0	0	1		9		
		1	0	1	0		5		
		1	0	1	1		1		
		1	1	0	0		3		
		1	1	0	1		15		
		1	1	1	0	* PLL INF	IBIT + X'tal OSC STOP		
		1	1	1	1	* P	LL INHIBIT		
		Note *: PL	L INHIBIT						
		Th	e program	mable divid	der block a	nd the IF counter blo	ock are stopped, the FMIN, AMIN,		
		and	d IFIN pins	are set to	the pull-do	own state (ground), a	nd the charge pump goes to the		
		hig	h impedar	ice state.					
	XS	Crystal res	sonator sel	ection					
		XS=0: 4	.5MHz						
		XS=1: 7.2MHz							
(2)	IE countor control	I ne 7.2		ency is sele	ected atter	une power-on reset.		150	
(3)	data		measuren	ient start c +	Jala			IFS	
	CTF	=0. 0							
	GT0. GT1	Determine							
					Measure	ement time (ms)	Wait time (ms)		
				0	mousure	4	2 to 4		
		0		1		4 8	3 to 4		
		1		0		32	7 to 8		
		1		1		64	7 to 8		
		Note: See	the "IF Co	unter Strue	cture" item	for more information			

Continued on next page.

Continue	d from preceding page.									
No.	Control block/data				Functions		Related data			
(4)	I/O port specification data IOC1, IOC2	Specifies the I Data: 0=inp	Specifies the I/O direction for the bidirectional pins IO1 and IO2. Data: 0=input mode, 1=output mode							
(5)	Output port data BO1 to BO4 IO1, IO2	Data that dete Data: 0=ope The data=0 (o	ermines the en, 1=low open) state	output from	the $\overline{\text{BO1}}$ to $\overline{\text{BO4}}$ , $\overline{\text{IO1}}$ and $\overline{\text{IO2}}$ output ports fter the power-on reset.		IOC1 IOC2			
(6)	DO pin control data	Data that dete		UL0, UL1						
	DOC0	DOC2	CTE							
	DOC2	0 0 0 0	0 0 1 1	0 1 0 1	Open Low when the unlock state is detected end-UC *1 Open		IOC1 IOC2			
		1 1 1 1	0 0 1 1	0 1 0 1	Open The IO1 pin state *2 The IO2 pin state *2 Open					
	<ul> <li>The open state is selected after the power-on reset.</li> <li>Note: 1. end-UC: Check for IF counter measurement completion</li> <li>(1) When end-UC is set and the IF counter is started (i.e., when CTE is changed from zero to one), the DO pin automatically goes to the open state.</li> <li>(2) When the IF counter measurement completes, the DO pin goes low to indicate the measurement completion state.</li> <li>(3) Depending on serial data I/O (CE: high) the DO pin goes to the open state.</li> <li>Note: 2. Goes to the open state if the I/O pin is specified to be an output port.</li> <li>Caution: The state of the DO pin during a data input period (an IN1 or IN2 mode period with CE high) will be open, regardless of the state of the DO control data (DOC0 to DOC2).</li> <li>Also, the DO pin during a data output period (an OUT mode period with CE high) will</li> </ul>									
(7)	Unlock detection data UL0, UL1	signa Selects the ph A phase error	al, regardle hase error in excess	ss of the stat (E) detection of the specifie	e of the DO control data (DOC0 to DOC2). n width for checking PLL lock. ed detection width is seen as an unlocked state.		DOC0 DOC1 DOC2			
		Note: In the ur	nlocked sta	ate the DO pi	n goes low and the UL bit in the serial data become	es zero.				

Continued on next page.

Continued from preceding page.

#### **Control Data Functions**

No.	Control block/data	Functions	Related data
(1)	I/O port data	Latched from the pin states of the $\overline{101}$ and $\overline{102}$ I/O ports.	IOC1
	12, 11	These values follow the pin states regardless of the input or output setting.	IOC2
		I1 IO1 pin state High: 1	
		I2 IO2 pin state Low: 0	
(2)	PLL unlock data	Latched from the state of the unlock detection circuit.	ULO
	UL	UL 0: Unlocked	UL1
		UL 1: Locked or detection stopped mode	
(3)	IF counter binary	Latched from the value of the IF counter (20-bit binary counter).	CTE
	counter	C19 MSB of the binary counter	GT0
	C19 to C0	C0 LSB of the binary counter	GT1

### Serial Data I/O Methods

The LC72131K/KMA inputs and outputs data using Our CCB (computer control bus) audio LSI serial bus format. This LSI adopts an 8-bit address format CCB.

	1/O mada				Add	ress				- Function	
	I/O mode	B0	B1	B2	B3	A0	A1	A2	A3	Function	
[1]	IN1 (82)	0	0	0	1	0	1	0	0	Control data input mode (serial data input) 24 data bits are input. See the "DI Control Data (serial data input) Structure" item for details on the meaning of the input data.	
[2]	IN2 (92)	1	0	0	1	0	1	0	0	Control data input mode (serial data input) 24 data bits are input. See the "DI Control Data (serial data input) Structure" item for details on the meaning of the input data.	

[3]	OUT (A2)	0	1	0	1	0	1	0	0
-----	----------	---	---	---	---	---	---	---	---

#### **Programmable Divider Structure**

	DVS	SNS	Input pin	Set divisor	Actual divisor: N	Input frequency range	
(A)	1	*	FMIN	272 to 65535	Twice the set value	10 to 160MHz	
(B)	1	1	AMIN	272 to 65535	The set value	2 to 40MHz	
(C)	0	0	AMIN	4 to 4095	The set value	0.5 to 10MHz	

\*: Don't care

#### Programmable Divider Calculation Examples

(1) FM, 50kHz steps (DVS=1, SNS=\*: FMIN selected) FM RF=90.0MHz (IF=+10.7MHz) FM VCO=100.7MHz
PLL fref=25kHz (R0 to R1=1, R2 to R3=0) 100.7MHz (FMVCO) 25kHz (fref) 2 (FMIN: divide-by-two prescaler) =2014 07DE (HEX)

(2) SW 5kHz steps (DVS=0, SNS=1: AMIN high-speed side selected) SW RF=21.75MHz (IF=+450kHz) SW VCO=22.20MHz PLL fref=5kHz (R0=R2=0, R1=R3=1) 22.2MHz (SW VCO) 5kHz (fref) =4440 1158 (HEX)

(3) MW 10kHz steps (DVS= DVS= se0471.24550.0006 T-s7605 p.0006 1.4(0 -RF=7605 ()Tj/)3.9(0.)5.4(0M)9.8(w[174 (I)-5.5(F

**IF** Counter Operation



Figure 2 Circuit Structure





Unlocked State Data Output Using Serial Data Output

In the LC72131K/KMA, once an unlocked state occurs, the unlocked state serial data (UL) will not be reset until a data input (or output) operation is performed. At the data output (1) point in Figure 3, although the VCO frequency has stabilized (locked), since no data output has been performed since the divisor N was changed the unlocked state data remains in the unlocked state. As a result, even though the frequency has stabilized (locked), the system remains (from the standpoint of the data) in the unlocked state.

Therefore, the unlocked state data acquired at data output (1), which occurs immediately after the divisor N was changed, should be treated as a dummy data output and ignored. The second data output (data output (2)) and following outputs are valid data.

<Locked State Determination Flowchart Example>



Valid data can be output at

Directly Outputting Unlocked State Data from the DO Pin (Set by the DO pin control data) Since the unlocked state (high=locked, low=unlocked) is output directly from the DO pin, the dummy data processing described in section 3 above is not required. After changing the divisor N, the locking state can be checked after waiting at least two reference frequency periods.

#### **Clock Time Base Usage Notes**

The pull-up resistor used on the clock time base output pin  $(\overline{BO1})$  should be at least 100k . This is to prevent degrading the VCO C/N characteristics when a loop filter is

Pin States After the Power ON Reset [LC72131KMA]

Application System Example

# Application System Example [LC72131KMA]



ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or guarantee regarding the suitability disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under the systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and