3.3 V/5 V ECL JK Fli -Fl

MC100EP35

Description

The MC100EP35 is a higher speed/low voltage version of the EL35 JK flip-flop. The J/K data enters the master portion of the flip-flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock. The reset pin is asynchronous and is activated with a logic HIGH.

The 100 Series contains temperature compensation.

Features

- 410 ps Propagation Delay
- Maximum Frequency > 3 GHz Typical
- PECL Mode Operating Range:
 - $V_{CC} = 3.0 \text{ V}$ to 5.5 V with $V_{EE} = 0 \text{ V}$
- NECL Mode Operating Range:
 - $V_{CC} = 0 \text{ V}$ with $V_{EE} = -3.0 \text{ V}$ to -5.5 V
- Open Input Default State
- Q Output Will Default LOW with Inputs Open or at V_{EE}
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant

MARKING DIAGRAM*



K = MC100

A = Assembly Location

L = Wafer Lot Y = Year W = Work Week

■ = Pb-Free Package

MC100EP35




Table 1. PIN DESCRIPTION

PIN	FUNCTION
CLK*	ECL Clock Inputs
J*, K*	ECL Signal Inputs


Figure 1. 8-Lead Pinout (Top View) and Logic Diagram

MC100EP35

Table 4. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	PECL Mode Power Supply	V _{EE} = 0 V		6	V
V_{EE}	NECL Mode Power Supply	V _{CC} = 0 V		-6	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V _{EE} = 0 V V _{CC} = 0 V	$\begin{array}{c} V_I \leq V_{CC} \\ V_I \geq V_{EE} \end{array}$	6 -6	V
l _{out}	Output Current	Continuous Surge		50 100	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C

MC100EP35



TSSOP 8 3.00x3.00x0.95 CASE 948R-02

CASE 948R-02 ISSUE A

DATE 07 APR 2000





	MILLIN	IETERS	INCHES						
DIM	MIN	MAX	MIN	MAX					
Α	2.0	3.10	0.114	0.122					
В									
			•						

