# 3.3V Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator

## **MC100EPT21**

The MC100EPT21 is a Differential LVPECL/LVDS/CML to LVTTL/LVCMOS translator. Because LVPECL (Positive ECL), LVDS, and positive CML input levels and LVTTL/LVCMOS output levels are used, only +3.3 V and ground are required. The small outline 8 lead SOIC package makes the EPT21 ideal for applications which require the translation of a clock or data signal.

The  $V_{BB}$  output allows this EPT21 to be cap coupled in either single ended or differential input mode. When single ended cap coupled,  $V_{BB}$  output is tied to the  $\overline{D}$  input and D is driven for a non inverting buffer, or  $V_{BB}$  output is tied to the D input and  $\overline{D}$  is driven for an inverting buffer. When cap coupled differentially,  $V_{BB}$  output is connected through a resistor to each input pin. If used, the  $V_{BB}$  pin should be bypassed to  $V_{CC}$  via a 0.01  $\mu F$  capacitor. For additional information see AND8020/D. For a single ended direct connection use an external voltage reference source such as a resistor divider. Do not use  $V_{BB}$  for a single ended direct connection or port to another device.

#### Features

1.4 ns Typical Propagation Delay

Maximum Frequency > 275 MHz Typical

LVPECL/LVDS/CML Inputs, LVTTL/LVCMOS Outputs

24 mA TTL outputs

Operating Range:  $V_{CC} = 3.0 \text{ V}$  to 3.6 V with GND = 0 V

The 100 Series Contains Temperature Compensation

V<sub>BB</sub> Output

These Devices are Pb Free and are RoHS Compliant

#### MARKING DIAGRAMS\*

SO-8 D SUFFIX CASE 751 TSSOP-8 DT SUFFIX CASE 948R •

A = Assembly Location

- L = Wafer Lot
- Y = Year W = Work Week
- M = Date Code
- = Pb–Free Package



Figure 1. Logic Diagram and 8-Lead Pinout (Top View)

#### Table 3. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	PECL Power Supply	GND = 0 V		3.8	V
V <sub>IN</sub>	PECL Input Voltage	GND = 0 V	$V_I \leq V_{CC}$	0 to 3.8	V
I <sub>BB</sub>	V <sub>BB</sub> Sink/Source			0.5	mA
T <sub>A</sub>	Operating Temperature Range			-40 to +85	С
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	С
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient)	0 lfpm	SO-8	190	C/W
		500 lfpm	SO-8	130	C/W
•	•				n

			· · / A			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -3.0 mA	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 24 mA			0.5	V
ICCH	Power Supply Current	Outputs set to HIGH	5	17	25	mA
I <sub>CCL</sub>	Power Supply Current	Outputs set to LOW	8	21	30	mA
I <sub>OS</sub>	Output Short Circuit Current		-130		-80	mA

Table 5. LVTTL/LVCMOS OUTPUT DC CHARACTERISTICS  $V_{CC} = 3.3 \text{ V}$ , GND = 0.0 V, T<sub>A</sub> = -40 C to 85 C



Figure 3. TTL Output Loading Used For Device Evaluation

#### ORDERING INFORMATION

Device

Package

DF 82x2, 0.5 CASE 506AA ISSUE F

DATE 04 MAY 2016

1 CA E 4:1



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb–Free strategy and soldering details, please download the **m** e Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



DATE 16 FEB 2011



SEATING PLANE



**TSSOP-8 3.00x3.00x0.95** CASE 948R-02 ISSUE A

DATE 07 APR 2000



	MILLIN	IETERS	INCHES				
DIM	MIN	MAX	MIN	MAX			
Α	22:0	3.10	0.114	0.122			
В	-						

onsemi, , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="http://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or incruit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi