

- . / - ff
+ .

2

The MC100EPT25 is a Differential ECL to LVTTTL translator. This device requires +3.3 V, 3.3 V to 5.2 V, and ground. The small outline 8



V_{CC}	Positive Power Supply	GND = 0 V	$V_{EE} = -5.0$ V	3.8	V
V_{EE}	Negative Power Supply	GND = 0 V	$V_{CC} = +3.3$ V	-6	V
V_{IN}	Input Voltage	GND = 0 V		0 to V_{EE}	V
I_{BB}	V_{BB} Sink/Source			0.5	mA
T_A	Operating Temperature Range			-40 to +85	C
T_{stg}	Storage Temperature Range			-65 to +150	C
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	SOIC-8 NB	190 130	C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	Standard Board	SOIC-8 NB	41 to 44	C/W
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	TSSOP-8	185 140	C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	Standard Board	TSSOP-8	41 to 44	C/W
θ_{JA}	Thermal Resistance (Junction-to-Ambient)	0 lfpm 500 lfpm	DFN-8	129 84	C/W
T_{sol}	Wave Solder (Pb-Free)	<2 to 3 sec @ 260 C		265	C
θ_{JC}	Thermal Resistance (Junction-to-Case)	(Note 2)	DFN-8	35 to 40	C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

2. JEDEC standard multilayer board – 2S2P (2 signal, 2 power)

($V_{CC} = 3.3$ V; $V_{EE} = -5.5$ V to -3.0 V; GND = 0.0 V (Note 3))

		-									
I_{EE}	Power Supply Current	8.0	16	25	8.0	16	25	8.0	16	25	mA
V_{IH}	Input HIGH Voltage Single-Ended	-1225		-880	-1225		-880	-1225		-880	mV
V_{IL}	Input LOW Voltage Single-Ended	-1945		-1625	-1945		-1625	-1945		-1625	mV
V_{BB}	Output Voltage Reference	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
V_{IHCMR}	Input HIGH Voltage Common Mode Range (Note 4)	$V_{EE} + 2.0$		0.0	$V_{EE} + 2.0$		0.0	$V_{EE} + 2.0$		0.0	V
I_{IH}	Input HIGH Current			150			150			150	μ A
I_{IL}	Input LOW Current	0.5			0.5			0.5			μ A

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

3. Input parameters vary 1:1 with GND.

4. V

($V_{CC} = 3.0\text{ V to }3.6\text{ V}$; $V_{EE} = -5.5\text{ V to }-3.0\text{ V}$; $GND = 0.0\text{ V}$ (Note 5))




- ECL Clock Distribution Techniques
- Designing with PECL (ECL at +5.0 V)
- ECLinPS™ I/O SPiCE Modeling Kit
- Metastability and the ECLinPS Family
- Interfacing Between LVDS and ECL
- The ECL Translator Guide
- Odd Number Counters Design
- Marking and Date Codes
- Termination of ECL Logic Devices
- Interfacing with ECLinPS
- AC Characteristics of ECL Devices

DF 82[2, 0.5
CASE 506AA
ISSUE F

1
CA E 4:1

DATE 04 MAY 2016





DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the [m\] □ Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.](#)

SOIC 8 NB
CASE 751-07
ISSUE AK

DATE 16 FEB 2011



SEATING
PLANE



onsemi, **onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi**
