

MC100LVEL01

 $\begin{array}{lll} {\rm D0-D3} & & {\rm ECL~Data~Inputs} \\ {\rm Q,} \ \overline{\rm Q} & & {\rm ECL~Data~Outputs} \end{array}$

MC100LVEL01

Table 3. LVPECL DC CHARACTERISTICS (V _{CC} = 3.3 V; V _{EE} = 0 V (Note 1))								
Ĺ	-							

MC100LVEL01




Figure 2. Typical Termination for Output Driver and Device Evaluation (See Application Note <u>AND8020/D</u> – Termination of ECL Logic Devices)

Resource Reference of Application Notes

AN1405/D - ECL Clock Distribution Techniques

AN1406/D - Designing with PECL (ECL at +5.0 V)

AN1503/D - ECLinPS™ I/O SPiCE Modeling Kit

AN1504/D - Metastability and the ECLinPS Family

AN1568/D - Interfacing Between LVDS and ECL

AN1672/D - The ECL Translator Guide

AND8001/D - Odd Number Counters Design

AND8002/D - Marking and Date Codes

AND8020/D - Termination of ECL Logic Devices


AND8066/D - Interfacing with ECLinPS


AND8090/D - AC Characteristics of ECL Devices

ECLinPS is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

SOIC 8 NB CASE 751-07 ISSUE AK

DATE 16 FEB 2011





SEATING PLANE



