

MC100LVEL32




Figure 1. Logic Diagram and Pinout Assessment

Table 1. PIN DESCRIPTION

Pin	Function
CLK*, $\overline{\text{CLK}}^{**}$	ECL Differential Clock Inputs
Q, $\overline{\text{Q}}$	ECL Differential Data +2 Outputs
Reset*	ECL Asynch Reset
V _{BB}	Reference Voltage Output
V _{CC}	Positive Supply
V _{EE}	Negative Supply

*Pin will default low when left open, per internal 75 K pull-down to V_{EE}.
 ** Pin will default to V_{CC}/2 when left open per internal 75 KΩ pull-down to V_{EE} and 75 KΩ pull-up to V_{CC}.

Table 2. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}					

MC100LVEL32

Table 3. LVPECL DC CHARACTERISTICS ($V_{CC} = 3.3\text{ V}$; $V_{EE} = 0.0\text{ V}$ (Note 1))

Symbol	Characteristic	-40°C	25°C	85°C	Unit
--------	----------------	-------	------	------	------

MC100LEVEL32

Table 5. AC CHARACTERISTICS ($V_{CC} = 3.3\text{ V}$; $V_{EE} = 0.0\text{ V}$ or $V_{CC} = 0.0\text{ V}$; $V_{EE} = 3.3\text{ V}$ (Note 1))



Symbol	Characteristic	-40°C			25°C		85°C	Unit
		Min	Typ	Max	Min	TypMax		

Resource Reference of Application Notes

AN1405/D	ECL Clock Distribution Techniques
AN1406/D	Designing with PECL (ECL at +5.0 V)
AN1503/D	ECLinPS I/O SPICE Modeling Kit
AN1504/D	Metastability and the ECLinPS Family
AN1568/D	Interfacing Between LVDS and ECL
AN1672/D	The ECL Translator Guide
AND8001/D	Odd Number Counters Design
AND8002/D	Marking and Date Codes
AND8020/D	Termination of ECL Logic Devices
AND8066/D	Interfacing with ECLinPS
AND8090/D	AC Characteristics of ECL Devices

SOIC 8 NB
CASE 751-07
ISSUE AK

DATE 16 FEB 2011



SEATING
PLANE



onsemi

onsemi

onsemi

onsemi

— — — — —
— onsemi —
— onsemi —

onsemi

