3.3 D L L/L CMOS D L PECL

MC100L_EL 22

Description

The MC100LVELT22 is a dual LVTTL/LVCMOS to differential LVPECL translator. Due to LVPECL (Low Voltage Positive ECL) levels, only +3.3V and ground is required. The small 8 lead package outline with low skew dual gate design makes the MC100LVELT22 ideal for applications which require translation of a clock and/or data signal.

Features

350 ps Typical Propagation Delay <100 ps Output to



MARKING DIAGRAM



- L = Water LotY = Year
- W = Work Week
- \overline{M} = Date Code
- = Pb–Free Package

(Note: Microdot may be in either location)

*For additional marking information, refer to Application Note <u>AND8002/D</u>.

ORDERING INFORMATION

Device	Package	Shipping†
MC100LVELT22DG	SOIC-8 (Pb-Free)	98 Units / Tube
MC100LVELT22DR2G	SOIC-8 (Pb-Free)	2500Tape & Reel
MC100LVELT22DTG	TSSOP-8 (Pb-Free)	100 Units / Tube
MC100LVELT22DTRG	TSSOP-8 (Pb-Free)	2500 Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.



Figure 1.8 Lead Pinout (Top View) and Logic Diagram

Table 1. PIN DESCRIPTION

PIN	FUNCTION
Qn, <u>Qn</u>	LVPECL Differential Outputs

Table 4. LVPECL DC CHARACTERISTICS V_{CC} = 3.3 V; GND = 0.0 V (Note 3)

		40 C		25 C		85 C					
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I _{CC}	Power Supply Current			28			28			29	mA
Vou	Output HIGH Voltage (Note 4)	2275		2420	2275		2420	2275		2420	mV

1680 ocket or printed circuit

mV

Condition
_{IN} = 2.7 V
IN = V _{CC}
_{IN} = 0.5 V
_N = –18 mA

ocket or printed circuit



Figure 3. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D Termination of ECL Logic Devices.)

Resource Reference of Application Notes

AN1405/D	-	ECL Clock Distribution Techniques
AN1406/D	-	Designing with PECL (ECL at +5.0 V)
AN1503/D	-	ECLinPS [™] I/O SPiCE Modeling Kit
AN1504/D	-	Metastability and the ECLinPS Family
AN1568/D	-	Interfacing Between LVDS and ECL
AN1672/D	-	The ECL Translator Guide
AND8001/D	-	Odd Number Counters Design
AND8002/D	-	Marking and Date Codes
AND8020/D	-	Termination of ECL Logic Devices
AND8066/D	-	Interfacing with ECLinPS
AND8090/D	-	AC Characteristics of ECL Devices

ECLinPS is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



DATE 16 FEB 2011



SEATING PLANE



TSSOP 8 3.00x3.00x0.95 CASE 948R-02 ISSUE A

DATE 07 APR 2000



	MILLIN	IETERS	INCHES				
DIM	MIN	MAX	MIN	MAX			
Α	22:0	3.10	0.114	0.122			
В	-						

onsemi, , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or incruit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi