5 __1 2- D A D / A D 10 05, 100 05

Description

The MC10EL/100EL05 is a 2-input differential AND/NAND gate. The device is functionally equivalent to the E404 device with higher performance capabilities. With propagation delays and output transition times significantly faster than the E404, the EL05 is ideally suited for those applications which require the ultimate in AC performance.

Because a negative 2-input NAND is equivalent to a 2-input OR function, the differential inputs and outputs of the device allows the EL05 to also be used as a 2-input differential OR/NOR gate.

The differential inputs employ clamp circuitry so that under open input conditions (pulled down to V_{EE}) the input to the AND gate will be HIGH. In this way, if one set of inputs is open, the gate will remain active to the other input.

The 100 Series contains temperature compensation.

Features

275 ps Propagation Delay

ESD Protection:

> 1 kV Human Body Model,

> 100 V Machine Model

PECL Mode Operating Range:


$$V_{CC} = 4.2 \text{ V}$$
 to 5.7 V with $V_{EE} = 0 \text{ V}$

NECL Mode@peilatingnRangerEnnIndeilityRating#L94 V



SOIC-8 D SUFFIX CASE 751-07

MARKING DIAGRAM



(Note: Microdot may be in either location)

*For additional marking information, refer to Application Note <u>AND8002/D</u>.

ORDERING INFORMATION

Device	Package	Shipping [†]
MC10EL05DR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

DISCONTINUED (Note 1)

MC100EL05DG	SOIC-8 (Pb-Free)	98 Units / Tube
-------------	---------------------	-----------------

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D.</u>

 DISCONTINUED: This device is not recommended for new design. Please contact your onsemi representative for information. The most current information on this device may be available on www.onsemi.com.

Transistor Count = 44 devices

These Devices are Pb-Free, Halogen Free and are RoHS Compliant

MC10EL05, MC100EL05

Table 1. TRUTH TABLE

D0	D1	DO	D1	Q	Q
L	L	Н	Н	L	н
L	Н	Н	L	L	Н
Н	L	L	Н	L	Н
Н	Н	L	L	Н	L

Table 2. PIN DESCRIPTION

PIN	Function
D0, <u>D0</u> ; D1, <u>D1</u>	_

www.onsemi.com 2

MC10EL05, MC100EL05

Table 4. 10EL SERIES PECL DC CHARACTERISTICS (V_{CC}= 5.0 V; V_{EE}= 0.0 V (Note 5))

			–40 C	25 C	85 C	
Symbol	Characteristic	Min	Тур25			

MC10EL05, MC100EL05

		-40°C		25 C			85 C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f _{max}	Maximum Toggle Frequency		TBD			TBD			TBD		GHz
t _{PLH} t _{PHL}	Propagation Delay to Output	135	260	440	185	275	390	215	305	420	ps
V _{PP}	Input Swing (Note 2)	150		1000	150		1000	150		1000	mV
t _{JITTER}	Cycle-to-Cycle Jitter		TBD			TBD			TBD		ps
t _r t _f	Output Rise/Fall Times Q (20% – 80%)	100	225	350	100	225	350	100	225	350	ps


Table 8. AC CHARACTERISTICS ($V_{CC} = 5.0 \text{ V}$; $V_{EE} = 0 \text{ V}$ or $V_{CC} = 0 \text{ V}$; $V_{EE} = -5.0 \text{ V}$ (Note 1))

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

1. 10 Series: V_{EE} can vary +0.25 V / –0.5 V.

100 Series: VEE can vary +0.8 V / -0.5 V.

2. V_{PP(min)} is minimum input swing for which AC parameters guaranteed. The device has a DC gain of 40.






Resource Reference of Application Notes

- AN1405/D ECL Clock Distribution Techniques
- AN1406/D Designing with PECL (ECL at +5.0 V)
- AN1503/D ECLinPS™ I/O SPiCE Modeling Kit
- AN1504/D Metastability and the ECLinPS Family
- AN1568/D Interfacing Between LVDS and ECL
- AN1672/D The ECL Translator Guide
- AND8001/D Odd Number Counters Design
- AND8002/D Marking and Date Codes
- AND8020/D Termination of ECL Logic Devices
- AND8066/D Interfacing with ECLinPS
- AND8090/D AC Characteristics of ECL Devices

ECLinPS is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



DATE 16 FEB 2011



SEATING PLANE



onsemi, , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or incruit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi