


# 3.3 V LVTTL/LVCMOS to Differential LVPECL Translator

MC10EPT20, MC100EPT20

Semiconductor Components Industries, LLC, 2016

Publication Order Number:



Q, Q	Differential PECL Outputs
D	LVTTL Input
V <sub>CC</sub>	Positive Supply
GND	Ground
NC	No Connect

\_

V <sub>CC</sub>	Power Supply	GND = 0 V		6	V
VI	Input Voltage	GND = 0 V	V <sub>I</sub> V <sub>CC</sub>	6	V
l <sub>out</sub>	Output Current	Continuous Surge		50 100	mA

### $(V_{CC} = 3.3 \text{ V}, \text{GND} = 0 \text{ V} \text{ (Note 1))}$

	-										
I <sub>CC</sub>	Positive Power Supply Current	20	25	30	22	27	32	23	28	33	mA
V <sub>OH</sub>	Output HIGH Voltage (Note 2)	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
V <sub>OL</sub>	Output LOW Voltage (Note 2)	1355	1480	1605	1355	1480	1605	1355	1480	1605	mV

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.


- 1. Output parameters vary 1:1 with V<sub>CC</sub>. 2. All loading with 50  $\Omega$  to V<sub>CC</sub> 2.0 V.

## $(V_{CC} = 3.0 \text{ V to } 3.6 \text{ V, GND} = 0 \text{ V (Note 1)})$

		-									
f <sub>max</sub>	Maximum Input Clock Frequency		> 1			> 1			> 1		GHz
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay to Output Differential	280	350	430	300	370	450	320	400	490	ps
t <sub>SKEW</sub>	Device-to-Device Skew (Note 2)			150			150			170	ps
t <sub>JITTER</sub>	RMS Random Clock Jitter		1	2		1	2		1	2	ps
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times Q, Q (20% 80%)	70	100	170	80	120	180	90	140	190	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

- 1. Measured using a LVTTL source, 50% duty cycle clock source. All loading with 50  $\Omega$  to  $V_{CC}$  2.0 V. 2. Skew is measured between outputs under identical transitions.



		t
MC10EPT20DG	SOIC 8 NB (Pb-Free)	98 Units/Tube
MC100EPT20DG	SOIC 8 NB (Pb-Free)	98 Units/Tube
MC100EPT20DR2G	SOIC 8 NB (Pb-Free)	2500 / Tape & Reel
MC100EPT20DTG	TSSOP 8 (Pb-Free)	100 Units/Tube
MC100EPT20DTR2G	TSSOP 8 (Pb-Free)	2500 / Tape & Reel
MC100EPT20MNR4G	DFN 8 (Pb-Free)	1000 / Tape & Reel

(Note 3)

MC10EPT20DTG	TSSOP 8	100 Units/Tube
	(Pb-Free)	

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.

ECL Clock Distribution Techniques

Designing with PECL (ECL at +5.0 V)

ECLinPS™ I/O SPiCE Modeling Kit

Metastability and the ECLinPS Family

Interfacing Between LVDS and ECL

The ECL Translator Guide

Odd Number Counters Design

Marking and Date Codes

Termination of ECL Logic Devices


Interfacing with ECLinPS

AC Characteristics of ECL Devices

<sup>3.</sup> This device is not recommended for new design. Please contact your representative for information. The most current information on this device may be available on <a href="https://www.onsemi.com">www.onsemi.com</a>.

ECLinPS is a trademark of Semiconductor Components Industries, LLC dba "countries.

1 CA E 4:1 DATE 04 MAY 2016




DIMENSIONS: MILLIMETERS

<sup>\*</sup>For additional information on our Pb–Free strategy and soldering details, please download the m Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# SOIC 8 NB CASE 751-07 ISSUE AK

DATE 16 FEB 2011





SEATING PLANE



### TSSOP 8 3.00x3.00x0.95 CASE 948R-02

CASE 948R-02 ISSUE A

DATE 07 APR 2000





	MILLIN	IETERS	INC	HES					
DIM	MIN	MAX	MIN	MAX					
Α	2.0	3.10	0.114	0.122					
В									
' '									
	•		-						

