**ELECTRICAL CHARACTERISTICS** ( $V_{CC}$  = 13 V,  $T_J$  = 25 C for typical values,  $T_J$  = -40 to 105 C for min/max values unless otherwise noted.)

| Characteristic  | Pin #<br>PDIP-8 | Pin #<br>SO-8 | Symbol              | Min  | Тур  | Max | Unit |
|---|-----------------|---------------|---------------------|------|------|-----|------|
| REGULATION SECTION (continued)                        |                 |               |                     |      |      |     |      |
| Feedback Pin Clamp Voltage @ I <sub>FB</sub> = 100 mA | 1               | 7             | V <sub>FB-100</sub> | 1.5  | 2.1  | 2.5 | V    |
| Feedback Pin Clamp Voltage @ $I_{FB}$ = 200 mA        | 1               | 7             | V <sub>FB-200</sub> | 2.0  | 2.6  | 3.0 | V    |
| CURRENT SENSE SECTION                                 |                 |               |                     |      |      |     |      |
| Zero Current Detection Comparator Threshold           | 4               | 2             | V <sub>ZCD-th</sub> | -90  | -60  | -30 | mV   |
| Negative Clamp Level (I <sub>CS-pin</sub> = -1.0 mA)  | 4               | 2             | CI-neg              | -    | -0.7 | -   | V    |
| Bias Current @ Vcs = V <sub>ZCD-th</sub>              | 4               | 2             | I <sub>b-cs</sub>   | -0.2 | -    | -   | mA   |

Pin Numbers are Relevant to the PDIP-8 Version



JUNCTION TEMPERATURE (C)

#### Pin Numbers are Relevant to the PDIP-8 Version









Figure 13. ( $I_{ovpH}/I_{ref}$ ), ( $I_{ovpL}/I_{ref}$ ), (I

## Pin Numbers are Relevant to the PDIP-8 Version



Figure 17. Oscillator Pin Internal Capacitance

Figure 19. Gate Drive Cross Conduction



Figure 20. Gate Drive Cross Conduction

Figure 18. Gate Drive Cross Conduction

#### PIN FUNCTION DESCRIPTION

| Pin #<br>PDIP-8 | Pin #<br>SO-8 | Function             | Description  |  |
|-----------------|---------------|----------------------|--|--|
| 1               | 7             | Feedback Input       | This pin is designed to receive a current that is proportional to the preconverter output voltage. This information is used for both the regulation and the overvoltage and undervoltage protections. The current drawn by this pin is internally squared to be used as oscillator capacitor charge current. |  |
| 2               | 8             | V <sub>control</sub> | This pin makes available the regulation block output. The capacitor connected between this pin and ground, adjusts -276.7(c)415.5(squaC9.3(t)-1.3(he)-279.3(regulation)-279.3(b))-279  |  |

## FUNCTIONAL DESCRIPTION Pin Numbers are Relevant to the PDIP-8 Version

## INTRODUCTION

The need of meeting the requirements of legislation on

#### Pin Numbers are Relevant to the PDIP-8 Version

Consequently:

$$R_{o} = \frac{V_{o} \operatorname{regH}^{-} V_{pin1}}{I_{regH}}$$

In practice,  $V_{pin1}$  is small compared to  $(V_o)_{regH}$  and this equation can be simplified as follows ( $I_{regH}$  being also replaced by its typical value 200 mA

The regulation block output is connected to the Pin 2 through a 300 k resistor. The Pin 2 voltage ( $V_{control}$ ) is compared to the oscillator sawtooth for PWM control.

An external capacitor must be connected between Pin 2 and ground, for external loop compensation. The bandwidth is typically set below 20 Hz so that the regulation block output should be relatively constant over a given ac line cycle. This integration that results in a constant on-time over the ac line period, prevents the mains frequency output ripple from distorting the ac line current.

#### **OSCILLATOR SECTION**

The oscillator consists of three phases:

Charge Phase: The oscillator capacitor voltage grows up linearly from its bottom value (ground) until it exceeds  $V_{control}$  (regulation block output voltage). At that moment, the PWM latch output gets low and the oscillator discharge sequence is set.

Discharge Phase: The oscillator capacitor is abruptly discharged down to its valley value (0 V).

Waiting Phase: At the end of the discharge sequence, the oscillator voltage is maintained in a low state until the PWM latch is set again.



Figure 26. Oscillator

The oscillator charge current is dependent on the feedback current  $(I_0)$ . In effect

$$I_{\text{charge}} = 2 \times \frac{I_0^2}{I_{\text{ref}}}$$

where:

 $I_{charge}$  is the oscillator charge current,  $I_{o}$ 

#### Pin Numbers are Relevant to the PDIP-8 Version

This equation shows that the maximum on-time is inversely proportional to the squared output voltage. This property is used for follower boost operation (refer to Follower Boost section).

#### CURRENT SENSE BLOCK

The inductor current is converted into a voltage by inserting a ground referenced resistor  $(R_{cs})$  in series with the input diodes bridge (and the input filtering capacitor). Therefore a negative voltage proportional to the inductor current is built:

$$V_{cs} = - R_{cs} \times I_{L}$$

where:

I<sub>L</sub> is the inductor current,

 $\overline{R_{cs}}$  is the current sense resistor,

 $V_{cs}$  is the measured  $R_{cs}$  voltage.



Figure 27. Current Sensing

Pin Numbers are Relevant to the PDIP-8 Version

# 

Figure 29. PWM Latch

#### Pin Numbers are Relevant to the PDIP-8 Version

In particular, a 11 V Zener diode is internally connected between the terminal and ground on the following pins:

Feedback,  $V_{\text{control}},$  Oscillator, Current Sense, and Synchronization.



Figure 31. Synchronization Arrangement

Pin Numbers are Relevant to the PDIP-8 Version

FOLLOWER BOOST

#### Pin Numbers are Relevant to the PDIP-8 Version

On the other hand, the boost topology has its own rule that dictates the on-time necessary to deliver the required power:

$$t_{on} = \frac{4 \times L_p \times P_{in}}{V_{pk}^2}$$

where:

 $\boldsymbol{V}_{pk}$  is the peak ac line voltage,

 $L_p^{p_1}$  is the inductor value,

 $P_{in}$  is the input power.

Combining the two equations, one can obtain the Follower Boost equation:

$$V_0 = \frac{R_0}{2} \times \frac{\overline{C_{pin3}}}{K_{osc} \times L_p \times P_{in}} \times V_{pk}$$

Consequently, a linear dependency links the output voltage to the ac line amplitude at a given input power.



Figure 34. Follower Boost Characteristics



Ο

Figure 36. Typical Waveforms

## MAIN DESIGN EQUATIONS (Note 3)

| rms Input Current (I <sub>ac</sub> )<br>$I_{ac} = \frac{P_{o}}{\times V_{ac}}$   | (preconverter efficiency) is generally in the range of 90 – 95%.   |
|--|--|
| Maximum Inductor Peak Current (( $I_{pk}$ )max):<br>( $I_{pk}$ ) max = $\frac{2 \times \overline{2} \times (P_0) max}{\times V_{acLL}}$  | (I <sub>pk</sub> )max is the maximum inductor current.   |
| Output Voltage Peak to Peak 100Hz (120Hz) Ripple (( Vo)pk-pk):<br>( V <sub>0</sub> ) <sub>pk-pk</sub> = $\frac{P_0}{2 \times f_{ac} \times C_0 \times V_0}$  | $\rm f_{ac}$ is the ac line frequency (50 or 60Hz).  |
| Inductor Value (L <sub>p</sub> ):<br>$L_{p} = \frac{2 \times t \times \frac{V_{o}}{\overline{2}} - V_{acLL} \times V_{acLL}^{2}}{V_{o} \times V_{acLL} \times (I_{pk}) max}$   | t is the maximum switching period.<br>(t = 40 ms) for universal mains operation and<br>(t = 20 ms) for narrow range are generally<br>used.                     |
| $ \begin{array}{ll} \mbox{Maximum Power MOSFET Conduction Losses ((p_{on})max):} \\ (P_{on}) \mbox{max} & \  \  \frac{1}{3} \times \  (Rds) \mbox{on} \times \  (I_{pk}) \mbox{max}^2 \times \  \  1 - \  \frac{1.2 \times \  V_{acLL}}{V_0} \end{array} $ | (Rds)on is the MOSFET drain source on-time resistor.<br>In Follower Boost, the ratio ( $V_{acLL}/V_o$ ) is higher. The on-time MOSFET losses are then reduced. |
| Maximum Average Diode Current (I <sub>d</sub> ):<br>$(I_d) max = \frac{(P_0) max}{(V_0) min}$  | The Average Diode Current depends on the power and on the output voltage.  |
| Current Sense Resistor Losses (pR <sub>cs</sub> ):<br>$pR_{CS} = \frac{1}{6} \times (Rds)on \times (I_{pk})^{2}max$  | This formula indicates the required dissipation capability for $R_{cs}$ (current sense resistor).  |
| $ \begin{array}{c} \text{Over Current Protection Resistor (R_{OCP}):} \\ \text{R}_{OCP} & \frac{\text{R}_{\text{CS}} \times (\text{I}_{pk}) \text{max}}{0.205} \end{array} (k ) \end{array} $  | The overcurrent threshold is adjusted by $R_{OCP}$ at a given $R_{cs}$ .<br>$R_{cs}$   |



#### **ORDERING INFORMATION**

| Device      | Package             | Shipping <sup>†</sup>    |
|-------------|---------------------|--------------------------|
| MC33260PG   | PDIP-8<br>(Pb-Free) | 50 Units / Rail          |
| MC33260DG   | SOIC-8<br>(Pb-Free) | 98 Units / Rail          |
| MC33260DR2G | SOIC-8<br>(Pb-Free) | 2500 Units / Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



**0.010** 

SIDE VIEW

CAMBM

NOTE 6

|     | INC   | HES   |      |      |
|-----|-------|-------|------|------|
| DIM | MIN   | MAX   |      |      |
| Α   |       | 0.210 |      |      |
| A1  | 0.015 |       |      |      |
| A2  | 0.115 | 0.195 | 2.92 | 4.95 |
| b   | 0.014 | 0.022 |      |      |
|     |       |       |      |      |
| С   | 0.008 | 0.014 |      |      |
| D   | 0.355 | 0.400 |      |      |
| D1  | 0.005 |       |      |      |
| Е   | 0.300 | 0.325 |      |      |
|     |       |       |      |      |
| е   | 0.100 | BSC   |      |      |
|     |       |       |      |      |
| L   | 0.115 | 0.150 | 2.92 | 3.81 |
|     |       | 0     |      | 0    |

DATE 22 APR 2015

#### GENERIC **MARKING DIAGRAM\*** . . . .

| ┺  | <u>Л</u> | Д  | ┛  |
|----|----------|----|----|
| XX | ххх      | XX | XX |
| Þ  |          | A١ | NL |
| 6  | ΥY       | WV | VG |
| Т  | Ъ        | Ъ  | Г  |

- XXXX = Specific Device Code
- = Assembly Location А
- WL = Wafer Lot
- = Year YΥ
- WW = Work Week G
  - = Pb-Free Package



DATE 16 FEB 2011



SEATING PLANE



onsemi, , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="http://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or incruit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi