

# **Quad 2-Input AND Gate**

**High-Performance Silicon-Gate CMOS** 

# **MC74AC08, MC74ACT08**

#### **Features**

1

- Outputs Source/Sink 24 mA
- 'ACT08 Has TTL Compatible Inputs
- -Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC2

**GND** 

СС



Figure .057c.68WRinout: 4ql Tf1 0 0 9 0 71.3645 ND

## MC74AC08, MC74ACT08

### **DC CHARACTERISTICS**

				74ACT		74ACT	
			v <sub>cc</sub>	T <sub>A</sub> = -	+25°C	T <sub>A</sub> = -40°C to +85°C	
Symbol	Parameter	Conditions	(V)	Typ Guaranteed Limits		Unit	
V <sub>IH</sub>	Minimum High Level	V <sub>OUT</sub> = 0.1 V	4.5	1.5	2.0	2.0	.,
	Input Voltage	or V <sub>CC</sub> – 0.1 V	5.5	1.5	2.0	2.0	V
V <sub>IL</sub>	Maximum Low Level Input Voltage	V <sub>OUT</sub> = 0.1 V	4.5	1.5	8.0	0.8	٧


### **MC74AC08, MC74ACT08**

#### **ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
MC74AC08DG	AC08	SOIC-14 (Pb-Free)	55 Units / Rail
MC74AC08DR2G	AC08	SOIC-14 (Pb-Free)	2500 / Tape & Reel
MC74AC08DR2G-Q*	AC08	SOIC-14 (Pb-Free)	2500 / Tape & Reel
MC74AC08DTR2G	AC 08	TSSOP-14 (Pb-Free)	2500 / Tape & Reel
MC74ACT08DG	ACT08	SOIC-14 (Pb-Free)	55 Units / Rail
MC74ACT08DR2G	ACT08	SOIC-14 (Pb-Free)	2500 / Tape & Reel
MC74ACT08DTR2G	ACT 08	TSSOP-14 (Pb-Free)	2500 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


\*-Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.




SOIC 14 NB CASE 751A-03 **ISSUE L** 

#### **DATE 03 FEB 2016**







- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

  2. CONTROLLING DIMENSION: MILLIMETERS.


  3. DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION.

  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.

  5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.

  - SIDE.

#### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code Α = Assembly Location

WL= Wafer Lot Υ = Year WW = Work Week G = Pb-Free Package

**STYLES ON PAGE 2** 

#### SOIC 14 CASE 751A-03 ISSUE L

DATE 03 FEB 2016

STYLE 7:
PIN 1. ANODE/CATHODE
2. COMMON ANODE
3. COMMON CATHODE
4. ANODE/CATHODE
5. ANODE/CATHODE

