

SOIC i16
D SUFFIX
CASE 751B

MARKING DIAGRAMS


ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 10 of this data sheet.

€ These Devices are Pb-Free and are RoHS Compliant

MC74VHC595

LOGIC DIAGRAM



MC74VHC595

FUNCTION TABLE

Operation	Inputs					Resulting Function			
	Reset (SCLR)	Serial Input (SI)	Shift Clock (SCK)	Reg Clock (RCK)	Output Enable (\overline{OE})	Shift Register Contents	Storage Register Contents	Serial Output (SQH)	Parallel Outputs (QA \bar{I} QH)
Clear shift register	L	X	X	L, H,	L	L	U	L	U
Shift data into shift register	H	D		L, H,	L	D SR _A ; SR _N SR _{N+1}	U	SR _G SR _H	U
Registers remains unchanged	H	X	L, H,	X	L	U	**	U	**
Transfer shift register contents to storage register	H	X	L, H,		L	U	SR _N STR _N	*	SR _N
Storage register remains unchanged	X	X	X	L, H,	L	*	U	*	U
Enable parallel outputs	X	X	X	X	L	*	**	*	Enabled

Force outputs into high

im1E00.5803B15364 & 25257008097056296907 (X) (L) BT 02 .62363 021.992 .680.754 im1 .6803 re f BT 7 .6803 re f BT 8 0 0 8Tj i9f

MC74VHC595

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V_{CC}	DC Supply Voltage	2.0	5.5	V
V_{IN}	DC Input Voltage (Note 4)	0	5.5	V
V_{OUT}	DC Output Voltage (Note 4)	0	V_{CC}	V
T_A	Operating Temperature	-55	+125	°C
t_r, t_f	Input Rise or Fall Rate	$V_{CC} = 3.0\text{ V to }3.6\text{ V}$ $V_{CC} = 4.5\text{ V to }5.5\text{ V}$	0 100	ns/V



Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

4. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Conditions	V_{CC} (V)	$T_A = 25^\circ\text{C}$			$T_A = 85^\circ\text{C}$		$T_A = 125^\circ\text{C}$		Unit
				Min	Typ	Max	Min	Max	Min	Max	
V_{IH}	Minimum High-Level Input Voltage		2.0	1.5			1.5		1.5		V
			3.0	2.1			2.1		2.1		
			4.5	3.15			3.15		3.15		
			5.5	3.85			3.85		3.85		
V_{IL}	Maximum Low-Level Input Voltage		2.0			0.5		0.5		0.5	V
			3.0			0.9		0.9		0.9	
			4.5			1.35		1.35		1.35	
			5.5			1.65		1.65		1.65	
V_{OH}	Minimum	$V_{IN} = V_{IH}$ or V_{IL} $I_{OH} = \bar{i}$ 50 A	2.0	1.0	1.2	0.9	0.5	0.48	0.48	0.48	V
			3.0	2.9	3.0	2.9	2.9	2.9	2.9	2.9	
			4.5	4.4	4.5	4.4	4.4	4.4	4.4	4.4	

$V_{IN} = V_{IH}$ or V_{IL}
 $I_{OH} = \bar{i}$



MC74VHC595

AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Conditions	T _A = 25°C			T _A = 85°C		T _A = 125°C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
f _{max}	Maximum Clock Frequency (50% Duty Cycle)	V _{CC} = 3.3 ± 0.3 V	80	150		70		70		MHz
		V _{CC} = 5.0 ± 0.5 V	135	185		115		115		
t _{PLH} , t _{PHL}	Propagation Delay, SCK to SQH	V _{CC} = 3.3 ± 0.3 V C _L = 15pF C _L = 50pF		8.8 11.3	13.0 16.5	1.0 1.0	15.0 18.5	1.0 1.0	15.0 18.5	ns
		V _{CC} = 5.0 ± 0.5 V C _L = 15pF C _L = 50pF		6.2 7.7	8.2 10.2	1.0 1.0	9.4 11.4	1.0 1.0	9.4 11.4	
t _{PHL}	Propagation Delay, CPLR to SQH	V _{CC} = 3.3 ± 0.3 V C _L = 15pF C _L = 50pF		8.4 10.9	12.8 16.3	1.0 1.0	13.7 17.2	1.0 1.0	13.7 17.2	ns
		V _{CC} = 5.0 ± 0.5 V C _L = 15pF C _L = 50pF		5.9 7.4	8.0 10.0	1.0 1.0	9.1 11.1	1.0 1.0	9.1 11.1	
t _{PLH} , t _{PHL}	Propagation Delay, RCK to QA iQH	V _{CC} = 3.3 ± 0.3 V C _L = 15pF C _L = 50pF		7.7 10.2	11.9 15.4	1.0 1.0	13.5 17.0	1.0 1.0	13.5 17.0	ns
		V _{CC} = 5.0 ± 0.5 V C _L = 15pF C _L = 50pF		5.4 6.9	7.4 9.4	1.0 1.0	8.5 10.5	1.0 1.0	8.5 10.5	
t _{PZL} , t _{PZH}	Output Enable Time, OE to QA iQH	V _{CC} = 3.3 ± 0.3 V C _L = 15pF C _L = 50pF		7.5 9.0	11.5 15.0	1.0 1.0	13.5 17.0	1.0 1.0	13.5 17.0	ns
		V _{CC} = 5.0 ± 0.5 V C _L = 15pF C _L = 50pF		4.8 8.3	8.6 10.6	1.0 1.0	10.0 12.0	1.0 1.0	10.0 12.0	

t_{PZL},
t_{PZH}


Output Ore f (= 3701 T8 358 .6803 2570.8963 480.586 2093.222222 45H149 .68Ee f BT Tm -.0025 Tc (= 15pF)Tj034 68022H Tc (C)Tj 6.5 0 0 6.5 2.077

MC74VHC595

TIMING REQUIREMENTS

Symbol	Parameter	V _{CC} V	T _A = 25°C		T _A = -40 to 85°C	T _A = -55 to 125°C	Unit
			Typ	Limit	Limit	Limit	
t _{su}	Setup Time, SI to SCK	3.3 5.0		3.5 3.0	3.5 3.0	3.5 3.0	ns
t _{su(H)}	Setup Time, SCK to RCK	3.3 5.0		8.0 5.0	8.5 5.0	8.5 5.0	ns
t _{su(L)}	Setup Time, $\overline{\text{SCLR}}$ to RCK	3.3 5.0		8.0 5.0	9.0 5.0	9.0 5.0	ns
t _h	Hold Time, SI to SCK	3.3 5.0		1.5 2.0	1.5 2.0	1.5 2.0	ns
t _{h(L)}	Hold Time, $\overline{\text{SCLR}}$ to RCK	3.3 5.0		0 0	0 0	1.0 1.0	ns
t _{rec}	Recovery Time, $\overline{\text{SCLR}}$ to SCK	3.3 5.0		3.0 2.5	3.0 2.5	3.0 2.5	ns
t _w	Pulse Width, SCK or RCK	3.3 5.0		5.0 5.0	5.0 5.0	5.0 5.0	ns
t _{w(L)}	Pulse Width, $\overline{\text{SCLR}}$	3.3 5.0		5.0 5.0	5.0 5.0	5.0 5.0	ns


MC74VHC595




*C_L Includes probe and jig capacitance
 Input t_R = t_F = 3 ns

Test	Switch Position	C _L	R _L
t _{PLH} / t _{PHL}	Open	See AC Characteristics Table	1 k
t _{PLZ} / t _{PZL}	V _{CC}		
t _{PHZ} / t _{PZH}	GND		


Figure 1. Test Circuit



MC74VHC595



MC74VHC595






MC74VHC595

MC74VHC595

PACKAGE DIMENSIONS

QFN16, 2.5x3.5, 0.5P
CASE 485AW
ISSUE O



NOTES:



1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSIONS b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

DIM	MILLIMETERS	
	MIN	MAX
A		
A1	0.00	0.05
A3	0.20	REF
b	0.20	0.30
D	2.50 BSC	
D2	0.85	1.15
E	3.50 BSC	
E2		
e	0.50 BSC	
K	0.20	---

MC74VHC595

PACKAGE DIMENSIONS

SOIC i16
CASE 751B i05
ISSUE K



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

