

N64S818HA

64 kb Low Power Serial SRAMs

8 k x 8 Bit Organization

Introduction

The ON Semiconductor serial SRAM family includes several integrated memory devices including this 64 k serially accessed Static Random Access Memory, internally organized as 8 k words by 8 bits. The devices are designed and fabricated using ON Semiconductor's advanced CMOS technology to provide both high speed performance and low power. The devices operate with a single chip select (\overline{CS}) input and use a simple Serial Peripheral Interface (SPI) serial bus. A single data in and data out line is used along with a clock to access data within the devices. The N64S818HA devices include a \overline{HOLD} pin that allows communication to the device to be paused. While paused, input transitions will be ignored. The devices can operate over a wide temperature range of -40°C to $+85^{\circ}\text{C}$ and can be available in several standard package offerings.

Features


- **Power Supply Range:** 1.7 to 1.95 V
- **Very Low Standby Current:** As low as 200 nA
- **Very Low Operating Current:** As low as 3 mA
- **Simple Memory Control:**
Single chip select (\overline{CS})
Serial input (SI) and serial output (SO)
- **Flexible Operating Modes:**
Word read and write
Page mode (32 word page)
Burst mode (full array)
- **Organization:** 8 k x 8 bit
- **Self Timed Write Cycles**
- **Built-in Write Protection (\overline{CS} High)**
- **\overline{HOLD} Pin for Pausing Communication**
- **High Reliability:** Unlimited write cycles
- Green SOIC and TSSOP
- These Devices are Pb Free, Halogen Free/BFR Free and are RoHS Compliant




ON Semiconductor

<http://onsemi.com>


MARKING DIAGRAMS



TSSOP-8
T SUFFIX
CASE 948AL



SOIC-8
S SUFFIX
CASE 751BD



XXXX = Date Code
Y = Assembly Code
ZZ = Lot Traceability

ORDERING INFORMATION

Device	Package	Shipping†
N64S818HAS21I	SOIC-8 (Pb-Free)	100 Units / Tube
N64S818HAT21I	TSSOP-8 (Pb-Free)	100 Units / Tube
N64S818HAS21IT	SOIC-8 (Pb-Free)	3000 / Tape & Reel
N64S818HAT21IT	TSSOP-8 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

N64S818HA




Figure 1. Pin Connections
(Top View)

Table 1. DEVICE OPTIONS

Part Number	Density	Power Supply (V)	Speed (MHz)	Package	Typical Standby Current	Read/Write Operating Current
N64S818HAS2	64 Kb	1.8	16	SOIC	200 nA	3 mA @ 1 Mhz
N64S818HAT2				TSSOP		

Table 2. PIN NAMES


Pin Name	Pin Function
CS	Chip Select Input
SCK	Serial Clock Input
SI	Serial Data Input
SO	Serial Data Output
HOLDSI	

N64S818HA

Table 3. ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on any pin relative to V_{SS}	$V_{IN,OUT}$	-0.3 to $V_{CC} + 0.3$	V

N64S818HA



N64S818HA

Table 8. CONTROL SIGNAL DESCRIPTIONS

Signal	Name	I/O	Description
\overline{CS}	Chip Select	I	A low level selects the device and a high level puts the device in standby mode. If \overline{CS} is brought high during a program cycle, the cycle will complete and then the device will enter standby mode. When \overline{CS} is high, SO is in high-Z. \overline{CS} must be driven low after power-up prior to any sequence being started.
SCK	Serial Clock	I	Synchronizes all activities between the memory and controller. All incoming addresses, data and instructions are latched on the rising edge of SCK. Data out is updated on SO after the falling edge of SCK.
SI	Serial Data In	I	Receives instructions, addresses and data on the rising edge of SCK.
SO	Serial Data Out	O	Data is transferred out after the falling edge of SCK.
\overline{HOLD}	Hold	I	A high level is required for normal operation. Once the device is selected and a serial sequence is started, this input may be taken low to pause serial communication without resetting the serial sequence. The pin must be brought low while SCK is low for immediate use. If SCK is not low, the Hold function will not be invoked until the next SCK high to low transition. The device must remain selected during this sequence. SO is high-Z during the Hold time and SI and SCK are inputs are ignored. To resume operations, \overline{HOLD} must be pulled high while the SCK pin is low. Lowering the \overline{HOLD} input at any time will take to SO output to High-Z.

Functional Operation


Basic Operation

The 64 Kb serial SRAM is designed to interface directly with a standard Serial Peripheral Interface (SPI) common on many standard micro controllers. It may also interface with other non SPI ports by programming discrete I/O lines to operate the device.

The serial SRAM contains an 8 bit instruction register and is accessed via the SI pin. The \overline{CS} pin must be low and the \overline{HOLD} pin must be high for the entire operation. Data is

sampled on the first rising edge of SCK after \overline{CS} goes low. If the clock line is shared, the .97m68 c 8Input

N64S818HA



N64S818HA




Figure 8. Page READ Sequence




Figure 9. Burst READ Sequence

WRITE Operations


The serial SRAM WRITE is selected by enabling \overline{CS} low. First, the 8 bit WRITE instruction is transmitted to the device followed by the 16 bit address with the 3 MSBs being don't care. After the WRITE instruction and addresses are sent, the data to be stored in memory is shifted in on the SI pin.

If operating in page mode, after the initial word of data is shifted in, additional data words can be written as long as the address requested is sequential on the same page. Simply write the data on SI pin and continue to provide clock pulses. The internal address pointer is automatically incremented to the next higher address on the page after each word of data is written in. This can be continued for the entire page length of 32 words long. At the end of the page, the addresses pointer will be wrapped to the 0 word address within the

page and the operation can be continuously looped over the 32 words of the same page. The new data will replace data already stored in the memory locations.

If operating in burst mode, after the initial word of data is shifted in, additional data words can be written to the next sequential memory locations by continuing to provide clock pulses. The internal address pointer is automatically incremented to the next higher address after each word of data is read out. This can be continued for the entire array and when the highest address is reached (1FFFh), the address counter wraps to the address 0000h. This allows the burst write cycle to be continued indefinitely. Again, the new data will replace data already stored in the memory locations.

All WRITE operations are terminated by pulling \overline{CS} high.



N64S818HA



N64S818HA

WRITE Status Register Instruction (WRSR)

This instruction provides the ability to write the status register and select among several operating modes. Several of the register bits must be set to a low '0' if any of the other

bits are written. The timing sequence to write to the status register is shown below, followed by the organization of the status register.




Figure 14. WRITE Status Register Sequence




Figure 15. Status Register – Data to Write

N64S818HA

READ Status Register Instruction (RDSR)

This instruction provides the ability to read the Status register. The register may be read at any time by performing

the following timing sequence. Bits 0, 6 and 7 contain the data for the functional operation and Bit 1 will read data type '1' for the 64 Kb device.




Figure 16. READ Status Register Instruction (RDSR)




Figure 17. Status Register

Power-Up State


The serial SRAM enters a know state at power up time. The device is in low power standby state with $\overline{CS} = 1$. A low level on \overline{CS} is required to enter an active state.



SCALE 1:1

SOIC 8


**RECOMMENDED
SOLDERING FOOTPRINT***



onsemi

-
CASE 948S
ISSUE C

DATE 20 JUN 2008




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
6. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

DIM	MILLIMETERS		INCHES	
	MIN	MA	MIN	MA
A	2.90	3.10	0.114	0.122
B	4.30	4.50	0.169	0.177
C	---	1.10	---	0.043
D	0.05	0.15	0.002	0.006
F	0.50	0.70	0.020	0.028
G	0.65 BSC		0.026 BSC	

L	6.40 BSC		0.252 BSC	
M	0°	8°	0°	8°



onsemi, **onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi**
