


PIN CONNECTIONS




NCx575y0
x = D or V
y = 3 or 4


* depends on variant

Figure 1. Simplified Block Diagram

NCD57530, NCV57530, NCD57540, NCV57540



NCx57530



NCx57540

Figure 2. Typical Application, High and Low Side IGBT Gate Drive (Dead Time added)

NCD57530, NCV57530, NCD57540, NCV57540

NCD57530, NCV57530, NCD57540, NCV57540

Table 1. FUNCTION DESCRIPTION

Pin Name	No.	I/O	Description
INA	1	Input	A non-inverting gate driver input that defines OUTA.

NCD57530, NCV57530, NCD57540, NCV57540

Table 2. SAFETY AND INSULATION RATINGS

Symbol	Parameter	Value	Unit	
	Installation Classifications per DIN VDE 0110/1.89 Table 1 Rated Mains Voltage	< 150 V _{RMS}	I-IV	-
		< 300 V _{RMS}	I-IV	-
		< 450 V _{RMS}	I-IV	-
		< 600 V _{RMS}	I-IV	-
		< 1000 V _{RMS}	I-III	-
CTI	Comparative Tracking Index (DIN IEC 112/VDE 0303 Part 1)	600	-	
	Climatic Classification	40/125/21	-	
	Pollution Degree (DIN VDE 0110/1.89)	2	-	
V _{PR}	Input-to-Output Test Voltage, Method b, V _{IORM} × 1.875 = V _{PR} , 100% Production Test with t _m = 1 s, Partial Discharge < 5 pC	2250	V _{PK}	
V _{IORM}	Maximum Working Insulation Voltage	1200	V _{PK}	
V _{IOWM}	Maximum Working Insulation Voltage	870	V _{RMS}	
V _{IOTM}	Highest Allowable Over Voltage	8400	V _{PK}	
E _{CR}	External Creepage	8.0	mm	
E _{CL}	External Clearance	8.0	mm	
DTI	Insulation Thickness	17.3	μm	
T _{Case}	Safety Limit Values – Maximum Values in Failure; Case Temperature	150	°C	
P _{S,INPUT}	Safety Limit Values – Maximum Values in Failure; Input Power	264	mW	
P _{S,OUTPUT}	Safety Limit Values – Maximum Values in Failure; Output Power	1136	mW	
R _{IO}	Insulation Resistance at TS, V _{IO} = 500 V	10 ⁹	Ω	

Table 3. ABSOLUTE MAXIMUM RATINGS (Note 1) Over operating free-air temperature range unless otherwise noted

Symbol	Parameter	Minimum	Maximum	Unit
V _{DDI} -GNDI	Supply voltage, low voltage side	-0.3	22	V
V _{DDA} -GNDA	Supply voltage, high voltage side, channel A	-0.3	36	V
V _{ddb} -GNDB	Supply voltage, high voltage side, channel B	-0.3	36	V
V _{OUTA}	Gate driver output voltage, channel A	GNDA - 0.3	V _{DDA} + 0.3	V
V _{OUTB}	Gate driver output voltage, channel B	GNDB - 0.3	V _{ddb} + 0.3	V
I _{PK-SRC}	Gate-driver output sourcing current (maximum pulse width = 10 μs, minimum period = 5 ms, V _{DDA} - GNDA = V _{ddb} - GNDB = 15 V)	-	6.5	A
I _{PK-SNK}	Gate-driver output sinking current (maximum pulse width = 10 μs, minimum period = 5 ms, V _{DDA} - GNDA = V _{ddb} - GNDB = 15 V)	-	6.5	A
t _{CLP}	Maximum Short Circuit Clamping Time (I _{OUTA_CLAMP} = I _{OUTB_CLAMP} = 500 mA)	-	10	μs
V _{LIM} -GNDI	Voltage at INA, INB, DIS, DT	-0.3	V _{DDI} + 0.3	V
PD	Power Dissipation (Note 3)	-	1060	mW
T _{J(max)}	Maximum Junction Temperature	-40	150	°C
T _{STG}	Storage Temperature Range	-65	150	°C
ESDHBM	ESD Capability, Human Body Model (Note 4)	-	±4	kV
ESDCDM	ESD Capability, Charged Device Model (Note 4)	-	±2	kV
MSL	Moisture Sensitivity Level	-	1	-
T _{SLD}				

NCD57530, NCV57530, NCD57540, NCV57540

- This device series incorporates ESD protection and is tested by the following methods:
 - ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114).
 - ESD Charged Device Model tested per AEC-Q100-011 (EIA/JESD22-C101).
 - Latchup Current Maximum Rating: ≤ 100 mA per JEDEC standard: JESD78, 25°C.
- For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Table 4. THERMAL CHARACTERISTICS

Parameter	Conditions	Symbol	Value	Unit
Thermal Resistance, Junction-to-Air	100 mm ² , 2 oz Copper, 1 Surface Layer	R _{θJA}	81	°C/W
	100 mm ² , 2 oz Copper, 2 Surface Layers and 2 Internal Power Plane Layers		57	

Table 5. RECOMMENDED OPERATING RANGES (Note 6)

Symbol	Parameter	Minimum	Maximum	Unit
V _{DDI-GNDI}				

NCD57530, NCV57530, NCD57540, NCV57540

NCD57530, NCV57530, NCD57540, NCV57540

Dead-Time (DT)

The dead time pin is controlling the integrated interlock and dead time generator.

- If DT pin is connected to V_{DDI} the interlock and dead time generator are disabled. The channels A and B are completely independent.
- If DT pin is floating the interlock is enabled but dead time generator is disabled. There is a minimal dead time shorter than 20 ns.
- If there is a resistor R_{DT}

NCD57530, NCV57530, NCD57540, NCV57540

In the “Overlap corrected” column the dead time is met but the signals are overlapping so just the non overlapping parts pass to the output.

Inputs INA, INB, DIS, EN

Unused inputs INA, INB, DIS should be tied to GNDI.
Unused EN should be tied to V_{DDI} .

NCD57530, NCV57530, NCD57540, NCV57540

INA, INB in order to set OUTA and OUTB high, respectively (see Figures 7, 8 and Figures 9, 10).

As a side effect of this feature is that the t_{UVR} time is always prolonged by a $t_{UVR\ spread}$. The $t_{UVR\ spread}$ is the delay caused by the time before next rising edge of PWM signal comes.

Another note for the t_{UVR} is that it is valid if the V_{DD2} rises from just below $V_{UVLO\ OUT\ OFF}$ to $V_{UVLO\ OUT\ ON}$. The cold start time from $V_{DDA(B)} = 0\text{ V}$ to PWM at the output is $t_{UVR} +$ startup time of the internal bias circuits. The whole time is about $20\ \mu\text{s}$ and the internal bias circuit startup time is about $10\ \mu\text{s}$.




Figure 7. Output Ramp-up and Ramp-down Times during UVLOI




Figure 8. V_{DDI} Glitch Filtering






Figure 9. Output Ramp-up and Ramp-down Times during UVLOA, UVLOB

Figure 10. V_{DDA}/V_{DDB} Glitch Filtering

NCD57530, NCV57530, NCD57540, NCV57540



- Low inductance (wide and short) traces from OUTA (OUTB) to R_G

TYPICAL CHARACTERISTICS




- (1) I_{QDDI-0} , $I_{NA} = 0$ V, $I_{NB} = 0$ V, $D_T = 5$ V
- (2) $I_{QDDI-50}$, $I_{NA} = 5$ V/200 kHz/50%, $I_{NB} = 0$ V, $D_T = 5$ V
- (3) $I_{QDDI-100}$, $I_{NA} = 5$ V, $I_{NB} = 0$ V, $D_T = 5$ V
- (4) I_{QDDI-0} , $I_{NA} = 0$ V, $I_{NB} = 0$ V, $D_T = 5$ k
- (5) $I_{QDDI-50}$, $I_{NA} = 5$ V/200 kHz/50%, $I_{NB} = 0$ V, $D_T = 5$ k
- (6) $I_{QDDI-100}$, $I_{NA} = 5$ V, $I_{NB} = 0$ V, $D_T = 5$ k

(Note: $V_{DDI} = 5$ V, $V_{DDA} = 15$ V, $V_{DDB} = 15$ V)




TYPICAL CHARACTERISTICS



- (1) I_{QDDB-0} , $V_{DDB} = 15\text{ V}$, $I_{NA} = 0\text{ V}$, $I_{NB} = 0\text{ V}$, $D_T = 5\text{ V}$
- (2) $I_{QDDB-50}$, $V_{DDB} = 15\text{ V}$, $I_{NA} = 0\text{ V}$, $I_{NB} = 5\text{ V}/200\text{ kHz}/50\%$, $D_T = 5\text{ V}$
- (3) $I_{QDDB-100}$, $V_{DDB} = 15\text{ V}$, $I_{NA} = 0\text{ V}$, $I_{NB} = 5\text{ V}$, $D_T = 5\text{ V}$
- (4) I_{QDDB-0} , $V_{DDB} = 32\text{ V}$, $I_{NA} = 0\text{ V}$, $I_{NB} = 0\text{ V}$, $D_T = 5\text{ V}$
- (5) $I_{QDDB-50}$, $V_{DDB} = 32\text{ V}$, $I_{NA} = 0\text{ V}$, $I_{NB} = 5\text{ V}/200\text{ kHz}/50\%$, $D_T = 5\text{ V}$
- (6) $I_{QDDB-100}$, $V_{DDB} = 32\text{ V}$, $I_{NA} = 0\text{ V}$, $I_{NB} = 5\text{ V}$, $D_T = 5\text{ V}$

(Note: $V_{DDI} = 5\text{ V}$, $V_{DDA} = 15\text{ V}$)


Figure 17. I_{QDDB} Supply Current



- (1) $C_G = 1\text{ nF}$ — (2) $C_G = 10\text{ nF}$ — (3) $C_G = 100\text{ nF}$

(Note: $V_{DDI} = 5\text{ V}$, $V_{DDA} = 15\text{ V}$, $V_{DDB} = 15\text{ V}$, $I_{NA} = 5\text{ V}/50\%$, $I_{NB} = 0\text{ V}$, $D_T = V_{DDI}$, $DIS = GNDI$, $R_G = 0\ \Omega$)


Figure 18. I_{QDDA} (I_{QDDB}) Supply Current vs. Switching Frequency



- (1) I_{INAH} — (2) I_{INBH} — (3) I_{DISH}

(Note: $V_{DDI} = V_{INA} = V_{INB} = V_{DIS} = 3.3\text{ V}$, $V_{DDA} = V_{DDB} = 15\text{ V}$)

Figure 19. Input Bias Current – Logic “1”



- (1) I_{INAL} — (2) I_{INBL} — (3) I_{DISL}

(Note: $V_{DDI} = 3.3\text{ V}$, $V_{INA} = V_{INB} = V_{DIS} = GNDI$, $V_{DDA} = V_{DDB} = 15\text{ V}$)

Figure 20. Input Bias Current – Logic “0”

NCD57530, NCV57530, NCD57540, NCV57540

TYPICAL CHARACTERISTICS




Figure 25. NCx57540 UVLOA and UVLOB Threshold Voltage




Figure 26. UVLOI Threshold Voltage




Figure 27. UVLOx Enable/Disable Voltage Hysteresis




Figure 28. UVLOI Fall Delay

TYPICAL CHARACTERISTICS




Figure 29. UVLOA and UVLOB Fall Delay




Figure 30. IGBT Short Circuit Clamping Voltage




Figure 31. Propagation Delay Turn-on






Figure 32. Propagation Delay Turn-off


TYPICAL CHARACTERISTICS



(1) t_{RISE} (2) t_{FALL}



(1) t_{DIS}, V_{DD1} = 3.3 V (2) t_{DIS}, V_{DD1} = 5 V (3) t_{DIS}, V_{DD1} = 20 V



(1) t_{DT}, V_{DD1} = 3.3 V (2) t_{DT}, V_{DD1} = 5 V (3) t_{DT}, V_{DD1} = 20 V

(Note: V_{INA} is inverted from V_{INB}, V_{DDA} = V_{DDB} = 15 V)



SCALE 1:1

SOIC-16 WB LESS PINS 12 & 13
CASE 752AJ
ISSUE O

DATE 17 FEB 2021

onsemi, **onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi**
