



The NCP4302 is a full featured controller and driver that provide all the control and protection functions necessary for implementing a synchronous rectifier operation in a flyback converter. With the use of the NCP4302, the space conscious flyback applications such as Adaptors, chargers, set top boxes can achieve significant efficiency improvements at minimal extra cost. In addition to the synchronous rectifier control, the IC incorporates an accurate TL431 type shunt regulator, current monitoring circuit and optocoupler driver to provide a single IC secondary solution. The NCP4302 works with any type of flyback topology (continuous mode, Quasi–resonant mode or discontinuous mode) – providing a high level of versatility.

Features

- Self-contained Control of Synchronous Rectifier in CCM, DCM, and QR Flyback Applications
- Interface to External Signal for CCM Mode
- True Secondary Zero Current Detection
- High Gate Drive Currents (2.5 A Source/Sink)
- High Voltage Operation
- Current Sense Flexibility (MOSFET R_{DS(on)} OR CS Resistor)
- Accurate Low Voltage Reference
 - NCP4302A 2.55 V, 1%
 - NCP4302B 1.275 V, 1%
- $\bullet\,$ Programmable Independent Secondary Side t_{on} and t_{off} Delays
- Maximum Frequency of Operation up to 250 kHz
- These are Pb–Free Devices

Typical Applications

- Notebook Adapters
- LCD TV Adapters
- Consumer Appliances such as DVD, VCR
- Power Over Ethernet Applications (IP phones, Wireless Access Points)
- Battery Chargers

PIN CONFIGURATION

PIN DESCRIPTION

Pin Number	Symbol	Description
1	SYNC/CS	Connected to the flyback winding. The current on this pin is sensed and used to turn on the Synchronous Rectification MOSFET (SRFET). This pin is also used to sense the zero crossing of the MOSFET current either using the $R_{DS(on)}$ of the SRFET or using an external current sense resistor connected between drain of the SRFET and the flyback winding.
2	TRIG	Input pin for direct turn–off of the MOSFET. Typically connected to a signal from primary controller (for CCM mode) or a signal derived from the transformer (for QR mode). Has very short propagation delay to output (<50 ns).
3	CATH	Feedback compensation pin for the TL431 shunt regulator. Has the capability to sinking 10 ma of opto current.
4	V _{REF}	Output voltage feedback through resistive divider connected to this pin. Regulated at 1.28 V (option B) or 2.55 V (option A).
5	D _{LYADJ}	A resistive divider between the power supply output and ground with the center point tied to the D_{LYADJ} input pin allows for independent adjustment of the minimum t_{on} and t_{off} delay time. The maximum external capacitance from this pin to ground is 25 pF.
6	GND	Return pin for the controller – connected to the output return.
7	DRV	Drive output for external MOSFET – 2.5 A peak drive capability, internally clamped to 13.5 V (Maximum)
8	V _{CC}	Bias voltage for the controller. Maximum voltage is 28 V.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit	
Power Supply Input Current	V _{CC} I _{CC}	-0.3 to 28 100	V mA	
Drive Voltage Current	V _{DRV}	-0.3 to 18 100	V mA	
Drive Current Source Sink	I _{DRV}	2.5 -2.5	Apk	
Analog and Logic Inputs	TRIG, V _{REF} , D _{LYADJ}	-0.3 to 10 100	V mA	
Maximum Voltage Current	SYNC/CS	– 10 to 95 100	V mA	
Operating Junction Temperature Range	Т _Ј	-40 to 125	°C	
Maximum Junction Temperature	T _{Jmax}	150	°C	
Storage Temperature Range	T _{Smax}	-65 to 150	°C	
Lead Temperature (Soldering, 10 s)	T _{Lmax}	300	°C	
Reference input Current, continuous	I _{REF}	-0.05 to 10	mA	
Total Power Dissipation	PD	225	mW	
Thermal Resistance Junction-to-Ambient	θ_{JA}	178	°C/W	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
1. This device series contains ESD protection and exceeds the following tests: Pin 1–8: Human Body Model 2000 V per JEDEC Standard JESD22, Method A114E. Machine Model (MM) 200 V per JEDEC Standard JESD22, Method A115A.
2. This device contains Latch-up protection and exceeds ±100 ma per JEDEC Standard JESD78





Figure 1. Block Diagram

ELECTRICAL CHARACTERISTICS


 $(V_{CC} = 19 \text{ V}, \text{ Sync frequency} = 100 \text{ kHz}, V_{REF} = V_{KA} (I_{KA} = 1 \text{ mA}), R_S = 75 \text{ ohms}, V_{TRIG} = GND, C_{DRV} = 1 \text{ nF}, R_{DLYADJ} = 30.1 \text{ k}, V_{DLYADJ} = 2.0 \text{ V}, \text{ for typical values } T_J = 25^{\circ}\text{C}, \text{ for min/max values } T_J = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ Max } T_J = 150^{\circ}\text{C}, \text{ unless otherwise noted})$

Rating Test Condition	ons Symbol	Min	Тур	Max	Unit
-----------------------	------------	-----	-----	-----	------

TYPICAL CHARACTERISTICS




TYPICAL CHARACTERISTICS



Temperature

TYPICAL CHARACTERISTICS



Detailed Operating Description

The NCP4302 is designed to operate either as a standalone IC or as a companion IC to a primary side controller to help achieve efficient synchronous rectification for flyback converter systems. It has high current gate driver along with fast logic circuitry to provide appropriately timed drive signals to a synchronous MOSFET used for output rectification in a flyback converter. With its novel architecture, the NCP4302 has enough versatility to increase the synchronous rectification efficiency under any operating mode without requiring too much complexity.

Supply Section

The NCP4302 works from an available bias supply that can range from 10.4 V to 28 V (typical). This allows direct connection to the output voltage of many adapters such as notebook and LCD TV adapters. As a result, the NCP4302 simplifies circuit operation compared to other devices which require specific bias power supplies (e.g. 5 V). The high voltage capability of the V_{CC} is also a unique feature designed to allow operation across a broader range of applications. To prevent gate signal from operating under inadequate bias conditions, the NCP4302 features a UVLO circuit that turns on at 10.4 V (V_{CC} rising) typical and turns off at 9.2 V typical (V_{CC} falling).

Gate Drive Section

The NCP4302 features high current gate drivers delivering up to (>2.5 A peak) to achieve fast turn–on and turn–off requirements in a synchronous rectifier. Having a high gate drive current enables fast turn–on when SYNC/CS signal is


The minimum on time is set with a voltage divider with resistors R2 and R3 (refer to Figure 27).

$$I_{in} = \left(\left(V_{out} \cdot \frac{R3}{R3 + R2} \right) - 0.7 \right) \cdot \frac{1}{Rth}$$

Where Rth is the Thevenin equivalent resistance and is calculated by:

Rth =
$$\frac{1}{\frac{1}{R3} + \frac{1}{R2}}$$

This input current is then used to charge an internal 10 $\rm pF$ capacitor setting the minimum t_{on} time.



Discontinuous Condition Mode




Figure 31. Discontinuous Conduction Mode Waveforms

 t_{p1} is the propagation delay from the SYNC/CS input to the drive output.

Continuous Conduction Mode

When operating in continuous conduction mode (CCM) the current in the secondary doesn't fall to zero prior to turning on the primary side MOSFET. To eliminate cross conduction losses (have the primary side MOSFET and secondary side MOSFET on at the same time) the trigger input to the NCP4302 must be utilized. A signal which leads the Primary Side (SP) MOSFET turning on must be coupled to the TRIG input of the NCP4302 which will turn–off the SS MOSFET referring to Figure 32.

When the energy transfer begins in the transformer secondary, prior to the secondary side synchronous MOSFET turning–on, the secondary current flows through the synchronous rectifiers MOSFET's (SS) internal body diode (SSD). To minimize the power loss in the internal body the controller propagation delay has been minimized in the NCP4302.




Figure 32. Continuous Conduction Mode Waveforms

$$P_{sync} = P_{ON} + P_{Qrr} + P_{d}P + PP_{OFF} \quad (eq. 8)$$

$$I_{sec,RMS} \approx \left(I_{sec,peak} - \frac{\Delta I_{L_{sec}}}{2}\right) \sqrt{1 - D}$$
 (eq. 9)

$$I_{sec,RMS}^{2} \approx \left(I_{sec,peak}^{2} - \frac{\Delta I_{L_{sec}}^{2}}{2}\right)^{2} 1 - D \int (eq. 10)$$

Combining equations 9 and 10,

$$\Delta IL_{sec} = \frac{V_{OUT} + V_f}{\frac{LM}{n^2}} (1 - D)T \qquad (eq. 11)$$

$$P_{on} = I_{sec,RMS}^{2} \cdot R_{DS(on)}$$
 (eq. 12)

$$\mathsf{P}_{\mathsf{QRR}} = \mathsf{Q}_{\mathsf{RR}} \left(\mathsf{V}_{\mathsf{OUT}} + \frac{\mathsf{V}_{\mathsf{IN}}}{\mathsf{n}} \right) f \qquad (\mathsf{eq. 13})$$

$$\mathsf{P}_{\mathsf{BODY_DIODE}} = \mathsf{V}_f \cdot \mathsf{I}_{\mathsf{OUT}} \cdot f(\mathsf{t}_{\mathsf{delay1}} + \mathsf{td}_{\mathsf{delay2}}) \quad (\mathsf{eq. 14})$$

$$P_{off} = \frac{1}{2}$$





Figure 33.



DATE 16 FEB 2011



SEATING PLANE



onsemi, , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or incruit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi