

3 Amp V_{TT} Termination Source / Sink Regulator for DDR, DDR-2, DDR-3, DDR-4 NCP51510, NCV51510

The NCP51510 is a source/sink Double Data Rate (DDR) termination regulator specifically designed for low input voltage and low-noise systems where space is a key consideration. The NCP51510 maintains a fast transient response and only requires a minimum V_{load} capacitance of 10 μ F for output stability. The NCP51510 supports remote sensing and all power requirements for DDR V_{TT} bus termination. The NCP51510 can also be used in low-power chipsets and graphics processor cores that require dynamically adjustable output voltages. The NCP51510 is available in

NCP51510, NCV51510

PIN FUNCTION DESCRIPTION

| Pin Number | Pin Name | Pin Function |
|------------|-------------------|--|
| 1 | V _{RO} | OUTPUT – Buffered Output of V _{RI} Reference Input pin. |
| 2 | V _{CC} | INPUT – Regulator Analog Power Input pin. Connect to the system supply voltage. Bypass V _{CC} to A _{GND} with a 1 μF or greater ceramic capacitor. |
| 3 | A _{GND} | Analog Ground |
| 4 | V _{RI} | INPUT – External Reference Input for V _{TT} Output (see Figure 1 for typical application) |
| 5 | P _{GOOD} | OUTPUT – V _{TT} “Power Good” pin (open drain output) |
| 6 | V _{TTs} | INPUT – Remote Sense Input for V _{TT} . The V _{TTs} pin provides accurate remote feedback sensing of the V _{TT} output. |
| 7 | SS | INPUT – Suspend Shutdown Control Input. CMOS compatible. Logic HIGH = enable, logic LOW = shutdown. Connect to VDDQ for normal operation. |
| 8 | P _{GND} | Power Ground. Internally connected to Low–side MOSFET |
| 9 | V _{TT} | OUTPUT – Regulated Power Output pin |
| 10 | PV _{CC} | INPUT – Regulator Power Input pin. Internally connected to High–side MOSFET |
| – | THERMAL PAD | Pad for thermal connection. The exposed pad must be connected to the ground plane using multiple vias for maximum power dissipation performance. |

ABSOLUTE MAXIMUM RATINGS

| Rating | | Symbol | Value | Unit |
|---|----------|-----------------|---------------------------------|------|
| PV _{CC} to P _{GND} | (Note 2) | – | –0.3 to 4.3 | V |
| V _{CC} to A _{GND} | (Note 2) | V _{CC} | –0.3 to 4.3 | |
| V _{RI} , V _{RO} , SS, P _{GOOD} to A _{GND} | (Note 2) | – | –0.3 to (V _{CC} + 0.3) | |
| V _{TT} to P _{GND} | (Note 2) | – | –0.3 to (PV _{CC}) | |

NCP51510, NCV51510

RECOMMENDED OPERATING CONDITIONS

| Rating | Symbol | Value | Unit |
|---------------------------------------|---------------------------|---------------|------|
| V_{TT} Output Voltage Range | V_{TT}, V_{TTS} | 0.5 to 1.5 | V |
| PV_{CC} Input Voltage Range (Power) | PV_{CC} | 1.1 to 3.6 | |
| V_{CC} Input Voltage Range (Analog) | V_{CC} | 2.7 to 3.6 | |
| Logic Voltage Range | \overline{SS}, P_{GOOD} | 0 to V_{CC} | |
| Operating Ambient Temperature Range | T_A | -40 to +125 | °C |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

ELECTRICAL CHARACTERISTICS

$PV_{CC} = 1.8\text{ V}$; $V_{CC} = 3.3\text{ V}$; $V_{RI} = V_{TTS} = 1.25\text{ V}$; $\overline{SS} = V_{CC}$; (circuit of Figure 1, $-40^\circ\text{C} \leq (T_J = T_A) \leq 125^\circ\text{C}$; unless otherwise noted. Typical values are at $T_A = +25^\circ\text{C}$)

| Parameter | Conditions | Symbol | Min | Typ | Max | Unit |
|-----------|------------|--------|-----|-----|-----|------|
|-----------|------------|--------|-----|-----|-----|------|

OUTPUT

| | | | | | | |
|-------------------------------|---|--|-----------|-----|-----|----|
| V_{TT} Output Voltage Range | $PV_{CC} > (V_{TT} + V_{DROPOUT})$ | V_{TT} | 0.5 | | 1.5 | V |
| V_{TT} Load Regulation | $-1\text{ A} \leq I_{TT} \leq +1\text{ A}$ | ΔV_{LOAD} | -4 | | +4 | mV |
| V_{TT} Line-Regulation | $1.4\text{ V} \leq PV_{CC} \leq 3.3\text{ V}$, $I_{OUT} = \pm 100\text{ mA}$ | ΔV_{LINE} | | 1 | | |
| Feedback-Voltage Error | V_{RI} to V_{TTS} , $I_{TT} = \pm 200\text{ mA}$ | $T_A = -40^\circ\text{C}$ to 125°C | V_{TTS} | -17 | +17 | |

NCP51510, NCV51510

ELECTRICAL CHARACTERISTICS

$PV_{CC} = 1.8\text{ V}$; $V_{CC} = 3.3\text{ V}$; $V_{RI} = V_{TTS} = 1.25\text{ V}$; $\overline{SS} = V_{CC}$; (circuit of Figure 1, -AGE LOCKOUT6189 Tm0 Tw(P-14.10 64-1 8992 58 0 TD-.008(m.0018 Tc

NCP51510, NCV51510

General*

The NCP51510 is a source/sink tracking termination regulator specifically designed for low input voltage and low external component count systems where space is a key application parameter. The NCP51510 integrates a high-performance, low-dropout (LDO) linear regulator that is capable of both sourcing and sinking current. The LDO regulator employs a fast feedback loop so that small ceramic capacitors can be used to support the fast load transient response. To achieve tight regulation with minimum effect of trace resistance, a remote sensing input (V_{SENSE}) should be connected to the positive terminal of the output capacitors as a separate trace from the high current path of the V_{OUT} output.

Generation of Internal Voltage Reference

The V_{OUT} output voltage is regulated to (and tracks with) the voltage on the V_{REF} Reference input. When the V_{REF} input is configured for standard DDR termination applications, the V_{REF} Reference input can be set by an external equivalent ratio voltage divider connected to the memory supply bus (V_{DDQ}). The NCP51510 supports V_{REF} voltages from 0.5 V to 1.5 V.

Generation of Internal Voltage Reference (cont)

When the V_{OUT} output is configured for DDR termination applications, it provides a separate V_{REF} output reference voltage for the memory application. The V_{REF} Reference Output pin is a buffered version of the V_{REF} Reference Input, and is capable of sourcing and sinking a load of ± 5 mA. The V_{OUT} output becomes active when the V_{REF} input > 0.45 V and the V_{DDQ} power rail is above the UVLO threshold. The V_{REF} Reference Output is independent of the \overline{SS} pin (Suspend Shutdown) state.

Fault Detection and Shutdown Function

When the \overline{SS} “Suspend Shutdown” input pin is driven high, the NCP51510 regulator begins normal operation, with the Soft Start circuit gradually increasing output current during the first 200 μ s in order to reduce the input

surge currents at startup, with full current available after the 200 μ s Soft-Start circuitry has timed out.

When the \overline{SS} input is driven low, the V_{OUT} output is discharged to P_{GND} through an internal 8 Ω MOSFET. The V_{OUT} output remains on when the \overline{SS} input is driven low. The NCP51510 provides an open-drain P_{GOOD} “Power Good” output that goes high when the V_{SENSE} Sense input is within ± 150 mV of the V_{REF} Reference Input. The P_{GOOD} output de-asserts within 10 μ s after the V_{SENSE} Sense input exceeds the size of the P_{GOOD} window. During initial V_{OUT} startup, P_{GOOD} asserts high 2 ms after the V_{SENSE} Sense input enters P_{GOOD} window. Because the P_{GOOD} output is open-drain, an external pull-up resistor is required (100 k Ω *) between P_{GOOD} and a stable active supply voltage rail.

Thermal Shutdown with Hysteresis

If the NCP51510 is to operate in elevated temperatures for long durations, care should be taken to ensure that the maximum operating junction temperature is not exceeded. To guarantee safe operation, the NCP51510 provides on-chip thermal shutdown protection. When the chip junction temperature exceeds 165 $^{\circ}$ C*, the part will shutdown. When the junction temperature falls back, to 150 $^{\circ}$ C*, the device resumes normal operation. If the junction temperature exceeds the thermal shutdown threshold, the V_{OUT} output is shut off, discharged by the 8 Ω internal discharge MOSFET.

Output Capacitor

Output stability is guaranteed for V_{OUT} output capacitance C_{OUT} from 10 μ F to 220 μ F. The ESR of C_{OUT} between 2 m Ω and 50 m Ω is required to maintain stability. Use the formula below to calculate the application’s transient response:

$$\Delta I_{TT(pp)} \times ESR = \Delta V_{TT(pp)}$$

Where:

$\Delta I_{TT(pp)}$ is the maximum peak-to-peak load current delta and $\Delta V_{TT(pp)}$ is the allowable peak-to-peak voltage tolerance.

*Typical values are used with the application description text. Please refer to the Electrical Specifications Table for a more detailed list of MIN, MAX and TYPICAL values.

NCP51510, NCV51510




Figure 1. Standard Application Schematic for NCP51510

onsemi, **onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi**
