# Integrated Driver and MOSFET

The NCP5360R integrates a MOSFET driver, high-side MOSFET and low-side MOSFET into a 8mm x 8mm 56-pin QFN package. The driver and MOSFETs have been optimized for high-current DC-DC buck power conversion applications. The NCP5360R integrated solution greatly reduces package parasitics and board space compared

# **NCP5360R**



Figure 2. Simplified Block Diagram

# **NCP5360R**

# **PIN CONNECTIONS**



Figure 3. Pin Connections

#### Table 1. PIN FUNCTION DESCRIPTION

| Pin No.            | Pin Name | Description                   |
|--------------------|----------|-------------------------------|
| 2, 3, 8, 53, 54    | NC       | No Connect                    |
| 4                  | VCIN     | Control Input Voltage         |
| 1, 6, 51, Flag 57  | CGND     | Control Signal Ground         |
| 21, 40–50, Flag 59 | VSWH     | Switch Node Output            |
| 52                 | GL       | Low Side FET Gate Access Pin  |
| 22–39              | PGND     | Power Ground                  |
| 9–20, Flag 58      | VIN      | Input Voltage                 |
| 7                  | GH       | High Side FET Gate Access Pin |
| 5                  | BOOT     | Bootstrap Voltage Pin         |
| 55                 | DISB#    | Output Disable Pin            |
| 56                 | PWM      | PWM Drive Logic               |

#### Table 2. ABSOLUTE MAXIMUM RATINGS

| Pin Symbol | Pin Name              | Min                    | Мах   |  |  |
|------------|-----------------------|------------------------|---|--|--|
| VCIN       | Control Input Voltage | –0.3 V                 | 15 V  |  |  |
| VIN        | Power Input Voltage   | –0.3 V                 | 30 V  |  |  |
| BOOT       | Bootstrap Voltage     | −0.3 V wrt/VSWH        | 35 V wrt/PGND<br>40 V < 50 ns wrt/PGND<br>15 V wrt/VSWH |  |  |
| VSWH       | Switch Node Output    | _5 V<br>_10 V < 200 ns | 30 V  |  |  |
| PWM        | PWM Drive Logic       | –0.3 V                 | 6.5 V   |  |  |
| DISB#      | Output Disable        | –0.3 V                 | 6.5 V   |  |  |
| PGND       | Ground                | 0 V                    | 0 V   |  |  |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### Table 3. THERMAL CHARACTERISTICS

| Rating                            | Symbol            | Value      | Unit |
|-----------------------------------|-------------------|------------|------|
| Thermal Resistance, High-Side FET | $R_{\theta JPCB}$ | 13         | °C/W |
| Thermal Resistance, Low-Side FET  | $R_{\theta JPCB}$ | 5.0        | °C/W |
| Operating Junction Temperature    | TJ                | 0 to 150   | °C   |
| Storage Temperature               | Τ <sub>S</sub>    | -55 to 150 | °C   |

1. Refer to ELECTRICAL CHARACTERISTIS and APPLICATION INFORMATION for Safe Operating Area.

#### Table 4. OPERATING RANGES (Note 2)

| Rating                | Symbol           | Min | Тур | Max  | Unit |
|-----------------------|------------------|-----|-----|------|------|
| Control Input Voltage | V <sub>CIN</sub> | 4.5 | 12  | 13.2 | V    |
| Input Voltage         | V <sub>IN</sub>  | 4.5 | 12  | 25   | V    |

2. Refer to ELECTRICAL CHARACTERISTIS and APPLICATION INFORMATION for Safe Operating Area.

# **ELECTRICAL CHARACTERISTICS**

#### APPLICATION INFORMATION

#### Theory of Operation

The NCP5360R is an integrated driver and MOSFET module designed for use in a synchronous buck converter topology. A single PWM input signal is all that is required to properly drive the high–side and low–side MOSFETs.

#### Undervoltage Lockout

GH and GL are held low until VCIN reaches 4.5 V during startup. The PWM signals will control the gate status when the VCIN threshold is exceeded.

#### **Power-On Reset**

Power-On Reset feature is used to protect against an abnormal status during startup. When the initial soft-start voltage is greater than 2.75 V, the switch node pin is monitored. If VSWH is higher than 2.25 V, the low-side FET is turned on to discharge the output capacitors. The fault mode will latch and DISB# will be forced low until the part is recycled. When the input voltage is higher than 4.5 V and DISB# is high, the part will enter normal operation.

#### **Bi-Directional DISB# Signal**

Fault modes such as Power-On Reset, Overtemperature and Undervoltage Lockout will assert the DISB# pin. This will pull down the DRON of the controller as well, thus shutting the controller down.

#### Low-Side Driver

The low–side driver is designed to drive a ground referenced low RDS(on) N–Channel MOSFET. The voltage rail for the low–side driver is internally connected to VCIN and CGND.

# High-Side Driver

The high-side driver is designed to drive a floating low RDS(on) N-channel MOSFET. The gate voltage for the high-side driver is developed by a bootstrap circuit referenced to Switch Node (VSWH) pin.

The bootstrap circuit is comprised of the internal bootstrap diode, and an external bootstrap capacitor. When the NCP5360R is starting up, the VSWH pin is at ground, so the bootstrap capacitor will charge up to VCIN through the bootstrap diode. When the PWM input goes high, the high–side driver will begin to turn on the high–side MOSFET using the stored charge of the bootstrap capacitor. As the high–side MOSFET turns on, the VSWH pin will rise. When the high–side MOSFET is fully on, the switch node will be at 12 V, and the BST pin will be at 12 V).

The bootstrap capacitor is recharged when the switch node goes low during the next cycle.

# Safety Timer and Overlap Protection Circuit

It is very important that MOSFETs in a synchronous buck regulator do not both conduct at the same time. Excessive shoot-through or cross-conduction can damage the MOSFETs, and even a small amount of cross-conduction will cause a decrease in the power conversion efficiency.

The NCP5360R prevents cross conduction by monitoring the status of the MOSFETs and applying the appropriate amount of "dead–time" or the time between the turn off of one MOSFET and the turn on of the other MOSFET.

When the PWM input pin goes high, the gate of the low-side MOSFET (GL pin) will go low after a propagation delay (tpdlDRVL). The time it takes for the low-side MOSFET to turn off (tfDRVL) is dependent on the total charge on the low-side MOSFET gate. The NCP5360R monitors the gate voltage of both MOSFETs and the switchnode voltage to determine the conduction status of the MOSFETs. Once the low-side MOSFET is turned off an internal timer will delay (tpdhDRVH) the turn on of the high-side MOSFET.

Likewise, when the PWM input pin goes low, the gate of the high-side MOSFET (GH pin) will go low after the propagation delay (tpdlDRVH). The time to turn off the high-side MOSFET (tfDRVH) is dependent on the total gate charge of the high-side MOSFET. A timer will be triggered once the high-side MOSFET has stopped conducting, to delay (tpdhDRVL) the turn on of the low-side MOSFET.

When the PWM input is between  $V_{PWM\_LO}$  and  $V_{PWM\_HI}$  for longer than 200 ns, both the high-side and low-side MOSFETs will be turned off. The PWM input will need to exceed  $V_{PWM\_HI}$  to resume normal switching of the MOSFETs.

# **Power Supply Decoupling**

The NCP5360R can source and sink relatively large currents to the gate pins of the MOSFETs. In order to maintain a constant and stable supply voltage (VCIN) a low ESR capacitor should be placed near the power and ground pins. A 1  $\mu$ F to 4.7  $\mu$ F multi layer ceramic capacitor (MLCC) is usually sufficient.

# Input Pins

The PWM input and the Output Disable pins of the NCP5360R have internal protection for Electro Static Discharge (ESD), but in normal operation they present a relatively high input impedance. If the PWM controller does not have internal pull–down resistors, they should be added externally to ensure that the driver outputs do not go high before the controller has reached its undervoltage lockout threshold.

# **Bootstrap Circuit**

The bootstrap circuit uses a charge storage capacitor (CBST) and the internal diode. The bootstrap capacitor must have a voltage rating that is able to withstand twice the maximum supply voltage. A minimum 50 V rating is recommended. A bootstrap capacitance greater than 100 nF is recommended. A good quality ceramic capacitor should be used.



onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="http://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or incruit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi