

MARKING DIAGRAMS


Micro10 CASE 846B-03





XXX = Specific Device Code M = Date Code* • = Pb-Free Package

(Note: Microdot may be in either location)



 $V_{OUT} = (I_{LOAD} \times R_{SHUNT}) * GAIN + V_{REF}$

Figure 1. Example Application Schematic of High–Side Current Sensing

MAXIMUM RATINGS

	Parameter	Symbol	Rating	Unit
Supply Voltage (Note 1)		Vs	-0.3 to 6	V
IN+, IN–, CIN+, CIN–	Differential (V _{IN+}) – (V _{IN}) (Note 2)	V _{IN+} ,V _{IN-}	44	V
	Common–Mode (Note 2)	1 Г	-0.3 to +44	
REF Input		V _{REF}	GND-0.3 to (V _s) +0.3	V
EN Input		V _{EN}	GND-0.3 to (V _s) +0.3	V
Output (Note 2)		V _{OUT}	GND-0.3 to (V _s) +0.3	V
Input Current into Any Pin	n (Note 2)	I _{IN}	±10	mA
Operating Temperature		T _A	-40 to +150	°C
Storage Temperature		T _{STG}	-65 to +150	°C
Junction Temperature		T _{J(max)}	+150	°C
ESD Capability, Human B	ody Model (Note 3)	НВМ	±2000	V
Charged Device Model (N	lote 3)	CDM	±1000	V
Latch-up Current (Note 4)		±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Refer to ELECTRICAL CHARACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for safe

 Refer to ELECTRICAL CHARACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for safe operating parameters.

2. Input voltage at any pin may exceed the voltage shown if current at that pin is limited to ±10 mA.

3. This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per JEDEC standard JS-001-2017

ESD Charged Device Model tested per JEDEC standard JS-002-2014 4. Latch-up Current tested per JEDEC standard JESD78E

THERMAL CHARACTERISTICS

Parameter	Symbol	Micro10 / MSOP10	SC88 / SC70-6 / SOT-363	Unit
Junction-to-ambient thermal resistance (Notes 5, 6)	θ_{JA}	180	188	°C/W
Junction-to-case thermal resistance (Notes 5, 6)	θ _{JC(top)}	71	128	°C/W
Junction-to-top thermal characterization (Notes 5, 6)	Ψ_{JT}	1.6	21	°C/W
Junction-to-board thermal characterization (Notes 5, 6)	Ψ_{JB}	98	91	°C/W

5. Refer to ELECTRICAL CHARACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for safe operating parameters.

6. Values based on copper area of 645 mm² (or 1 in²) of 1 oz copper thickness and FR4 PCB substrate. (reference JESD51).

RECOMMENDED OPERATING RANGES

Parameter	Symbol	Conditions	Min	Max	Unit
Operating Temperature	T _A	NCS prefix	-40	125	°C
		NCV prefix	-40	125	
Common Mode Input Voltage	V _{CM}	Full temperature range	-0.1	40	V
Supply Voltage	V _S	Full temperature range	1.8	5.5	V


Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

2, unless otherwise noted. Boldface limits

				Min	Тур	Max	Unit
				109	127	_	dB
				109	127	_	
				109	134	-	
				109	134	-	
				-	±9	±19	μV
				-	±4	±12	
				-	±3	±10	
				-	±2	±10	
				-	±1	±60	μV
				-	±1	±40	
				-	±1	±25	
			G = 200	-	±1	±25	
nput Offset Voltage Drift vs. Temperature, RTI (Note 7)	DV _{OS} /dT	V _{SENSE} = 0 mV		-	±0.1	±0.5	μV/°C
Power Supply Rejection Ratio	PSRR	$V_S = 1.8 V$ to 5.5 V, $V_{SENSE} = 0 mV$		-	±1.0	±10	μV/V
nput Bias Current	I _{IB}	V _{SENSE} = 0 mV		_	29	35	μA
nput Bias Current in Shutdown Note 10)	I _{IBSD}	V _{SENSE} = 0mV		-	-	140	nA
nput Bias Current in Shutdown Note 10)	I _{IBSD}	$T_A = -40 \ ^\circ C$ to 125 $^\circ C$		-	-	500	nA
nput Offset Current	I _{IO}	V _{SENSE} = 0 mV		-	±0.3	-	μΑ
	V _{th(EN)}	Enabled		1.4			v

ELECTRICAL CHARACTERISTICS At T_A = +25°C, V_{SENSE} = (V_{IN+}) - (V_{IN-}ACC, VwAé赖P]9h5课45阵箩1&D%S024b券S000 SW@r&b/58,Jp莎X03feell03feb慶d撐q-d¥5CVb岸CVell045f,Dl00 SW

TYPICAL CHARACTERISTICS (At $T_A = +25^{\circ}C$, $V_{SENSE} = (V_{IN+}) - (V_{IN-})$; $V_S = V_{EN} = 1.8$ V, $V_{REF} = V_S/2$, $V_{CM} = 12$ V, and all gains unless otherwise noted.) (continued)



Gain Error (%) Figure 7a. Gain Error Distribution, G25

Figure 7b. Gain Error Distribution, G50

TYPICAL CHARACTERISTICS (At $T_A = +25^{\circ}C$, $V_{SENSE} = (V_{IN+}) - (V_{IN-})$.; $V_S = V_{EN} = 1.8$ V, $V_{REF} = V_S/2$, $V_{CM} = 12$ V, and all gains unless otherwise noted.) (continued)

Common Mode Voltage (V)

TYPICAL CHARACTERISTICS (At T_A = +25°C, V_{SENSE}



Time (µs)

line that can overload the front end of any shunt current sensing IC.

This problem must be solved by filtering at the input of the amplifier. Note that all current sensing ICs are vulnerable to this problem, regardless of manufacturer claims. Filtering is required at the input of the device to resolve this problem, even if the spike frequencies are above the rated bandwidth of the device.

Ideally, select the capacitor to exactly match the time constant of the shunt resistor and its inductance; alternatively, select the capacitor to provide a pole below that point. Make the input filter time constant equal to or larger than the shunt and its inductance time constant:

$$\frac{L_{SHUNT}}{R_{SHUNT}} \le R_{FILT}C_{FILT}$$
 (eq. 2)

Selecting the Shunt Resistor

The desired accuracy of the current measurement determines the precision, shunt size, and the resistor value. The larger the resistor value, the more accurate the measurement possible, but a large resistor value also results in greater current loss. For the most accurate measurements, use four terminal current sense resistors. It provides two terminals for the current path in the application circuit, and a second pair for the voltage detection path of the sense amplifier. This technique is also known as Kelvin Sensing. This ensures that the voltage measured by the sense amplifier is the actual voltage across the resistor and does not include the small resistance of a combined connection. When using non-Kelvin shunts, follow manufacturer recommendations on how to lay out the sensing traces closely.

Gain Options

The gain is set by integrated, precision, ratio-matched resistors. The NCS21671 is available in gain options of 25 V/V, 50 V/V, 100 V/V, and 200 V/V. Adding external resistors to adjust the gain can contribute to the overall system error and is not recommended.

$$P_{D} \approx V_{in}(I_{GND}@I_{out}) + I_{out}(V_{in} - V_{out})$$
 (eq. 3)

$$V_{in(MAX)} \approx \frac{P_{D(MAX)} + (V_{out} \cdot I_{out})}{I_{out} + I_{GND}} \eqno(eq. 4)$$

ORDERING INFORMATION

Device	Channels	Package	Gain	OPN	Marking	Shipping [†]
INDUSTRIAL A	ND CONSUMER					
Package	GAIN	Enable	Filter Pins	Part Number	Marking	Shipping
SC70-6	25	No	No	NCS21671SQ025T2G	AAC(M)	Tape and Reel
	50			NCS21671SQ050T2G	\A/(YW)	3000 / Reel
	100			NCS21671SQ100T2G	\A/(YW)	
	200			NCS21671SQ200T2G	R(YW)	
Micro10	25	Yes	Yes	NCS21671DM025R2G	G025	Tape and Reel
	50			NCS21671DM050R2G	G050	4000 / Reel
	100]		NCS21671DM100R2G	G100	
	200	1		NCS21671DM200R2G	G200	1

AUTOMOTIVE GRADE1 QUALIFIED

Package	GAIN	Enable	Filter Pins	Part Number	Marking	Shipping		
SC70–6	25	No	No	NCV21671SQ025T2G	AAC(M)	Tape and Reel		
	50			NCV21671SQ050T2G	\A/(YW)	3000 / Reel		
	100	1		NCV21671SQ100T2G	\A/(YW)			
	200			NCV21671SQ200T2G	R(YW)			
Micro10	25	Yes	Yes	NCV21671DM025R2G	G025	Tape and Reel		
	50				NC	NCV21671DM050R2G	G050	4000 / Reel
	100			NCV21671DM100R2G	G100			
	200			NCV21671DM200R2G	G200]		

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.

*NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

PACKAGE DIMENSIONS

SC-88/SC70-6/SOT-363 CASE 419B-02 **ISSUE Y**

NOTES:

- NOTES:
 DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRU-SIONS, OR GATE BURRS SHALL NOT EXCEED 0.20 PER END.
 DIMENSIONS D AND E1 AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AND DATUM H.
 DATUMS A AND B ARE DETERMINED AT DATUM H.
 DIMENSIONS D AND C APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.08 AND 0.15 FROM THE TIP.
 DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF DIMENSION b AT MAXIMUM MATERIAL CONDI-TION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.





STYLE 1: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2

STYLE 2: CANCELLED

STYLE 3: CANCELLED


STYLE 4: PIN 1. CATHODE



SC-88 2.00x1.25x0.90, 0.65P CASE 419B-02 ISSUE Z

DATE 18 APR 2024

_ BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.7




STYLE 1: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2

STYLE 2: CANCELLED

STYLE 3: CANCELLED



SCALE 2:1



Micro10

DATE 07 DEC 2004

onsemi, , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or incruit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi