

XXXXXX = Specific Device Code  
A = Assembly Location  
L = Wafer Lot  
Y = Year  
W = Work Week  
▪ = Pb-Free Package

(Note: Microdot may be in either location)

---

IN+

IN-

XEN

VEESET


---



Figure 2. Internal Block Diagram

# NCV51705

## PIN CONNECTIONS



# NCV51705

**Table 3. ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Min	Max	Unit
$V_{DD}$	Power Supply Voltage	-0.3	28	V
$V_{V5V}$	Bias Rail	-0.3	5.5	V
$V_{CH}$	Charge Pump Supply Voltage	-0.3	10	V
$V_{EE}$	Charge Pump Output; Negative Gate Drive Voltage	-9	+0.3	V
$V_{VEESET}$	Charge Pump Output Voltage Select	-0.3	28	V
$V_{IN+}; V_{IN-}$	Logic Input Voltage Levels	-0.3	$V_{5V}+0.3$	V
$V_{XEN}$	Logic Output Voltage	-0.3	$V_{5V}+0.3$	V
$V_{UVSET}$	UVLO SET Voltage	-0.3	$V_{5V}+0.3$	V
$V_{DESAT}$	Desaturation / Current sense voltage	-0.3	12	V
$V_{C+}$	Positive node of the flying charge pump capacitor	-0.3	$V_{CH}+0.3$	V
$V_{C-}$	Negative node of the flying charge pump capacitor	+0.3	$V_{EE}-0.3$	V
$V_{OUTSRC}$	Gate Drive Source Output Voltage	$V_{EE}-0.3$	$V_{DD}+0.3$	V
$V_{OUTSNK}$	Gate Drive Sink Output Voltage	$V_{EE}-0.3$	$V_{DD}+0.3$	V

f

# NCV51705

**Table 6. RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>DD</sub>	Positive Power Supply Voltage	10	22	V
V <sub>EE</sub>	Negative Power Supply Voltage	-8	0	V
V <sub>CH</sub>	Charge Pump Power Supply Voltage	0	8	V
V <sub>V5V</sub>	5 V internal/external bias output	0	5.5	V
V <sub>ENA</sub>	Logic Enable Voltage	0	5.5	V
V <sub>IN</sub>	Logic Input Voltage	0	5.5	V
V <sub>XEN</sub>	Logic Output Voltage	0	5.5	V
V <sub>VEESET</sub>	Charge Pump Output Voltage Setting	0	22	V
V <sub>UVSET</sub>	UVLO Threshold Setting	2	3.5	V
V <sub>DESAT</sub>	Desaturation Voltage	0	10	V
f <sub>SW</sub>	Operating Frequency (Note 6)		500	kHz
T <sub>A</sub>	Operating Ambient Temperature	-40	125	C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

6. Maximum operating frequency refers to ground referenced applications and might be limited by power dissipation below the recommended value.

**Table 7. ELECTRICAL CHARACTERISTICS** (V<sub>DD</sub> = 20 V, V<sub>EESET</sub> = 0 V and C<sub>LOAD</sub> = 1000 pF for typical values T<sub>J</sub> = 25 C, for min/max values T<sub>J</sub> = -40 C to +125 C, unless otherwise specified.) (Note 7)

Symbol	Parameters	Test Conditions	Min	Typ	Max	Units
--------	------------	-----------------	-----	-----	-----	-------

**VDD SECTION**

I <sub>DD</sub>	Operating V <sub>DD</sub> Supply Current	f <sub>IN</sub> = 100 kHz, V <sub>EESET</sub> = 5 V		12	18	mA
I <sub>QDD1</sub>	Quiescent V <sub>DD</sub> Supply Current 1	V <sub>IN+</sub> = V <sub>IN-</sub> = 0 V, V <sub>EESET</sub> = 5 V		4.5	6.5	mA
I <sub>QDD2</sub>	Quiescent V <sub>DD</sub> Supply Current 2	V <sub>IN+</sub> = 0 V, V <sub>IN-</sub> = 5 V		0.85	1.1	mA
I <sub>UVSET</sub>	Source Current for UV Voltage Set	V <sub>UVSET</sub> = 3 V	20	25	30	μA
V <sub>DDUV+</sub>	V <sub>DD</sub> Supply Under-Voltage Positive-going Threshold	V <sub>UVSET</sub> = 3 V	17	18	19	V
V <sub>DDUV-</sub>	V <sub>DD</sub> Supply Under-Voltage Negative-going Threshold	V <sub>UVSET</sub> = 3 V	16	17	18	V
V <sub>DDHYS</sub>	V <sub>DD</sub> Supply UVLO Hysteresis Voltage	V <sub>DDUV+</sub> - V <sub>DDUV-</sub>		1		V

**5V REGULATOR SECTION**

V <sub>V5V</sub>	External Bypass for 5 V (Note 8)	T <sub>J</sub> = 25 C	4.9	5	5.1	V
		Total Variation	4.75	5	5.25	V
	Line Regulation	10 V < V <sub>DD</sub> < 22 V, I <sub>LOAD</sub> = 10 mA				mV

I <sub>5V_MAX</sub>	Maximum Current (Note 9)					mA
---------------------	--------------------------	--	--	--	--	----

**CHARGE PUMP SECTION**

V <sub>CP</sub>	Charge Pump Output Voltage					V
-----------------	----------------------------	--	--	--	--	---

# NCV51705

**Table 7. ELECTRICAL CHARACTERISTICS** ( $V_{DD} = 20\text{ V}$ ,  $V_{EESET} = 0\text{ V}$  and  $C_{LOAD} = 1000\text{ pF}$  for typical values  $T_J = 25\text{ C}$ , for min/max values  $T_J = -40$ )

# NCV51705

## TYPICAL PERFORMANCE CHARACTERISTICS

TYPICAL CHARACTERISTICS ARE PROVIDED AT 25 °C AND  $V_{DD} = 20\text{ V}$  UNLESS OTHERWISE NOTED.

Figure 4. Operating Current ( $I_{DD}$ ) vs. Operating Voltage ( $V_{DD}$ )

Figure 5. Operating Current ( $I_{DD}$ ) vs. Operating Frequency

Figure 6. Propagation Delay Time vs. Operating Voltage ( $V_{DD}$ )

Figure 7. Sourcing Current vs. Operating Voltage ( $V_{DD}$ )

Figure 8. Sinking Current vs. Operating Voltage ( $V_{DD}$ )

Figure 9. Operating Current ( $I_{DD}$ ) vs.



TYPICAL PERFORMANCE CHARACTERISTICS

TYPICAL CHARACTERISTICS ARE PROVIDED AT 25 C AND  $V_{DD} = 20$  V UNLESS OTHERWISE NOTED.




Figure 10. Quiescent Current 1 ( $I_{QDD1}$ ) vs. Temperature




Figure 11. Quiescent Current 2 ( $I_{QDD2}$ ) vs. Temperature




Figure 12. VDD UVLO vs. Temperature




Figure 13. UVSET Current ( $I_{UVSET}$ ) vs. Temperature




Figure 14. 5 V Regulated Output Voltage ( $V_{5V}$ ) vs. Temperature

# NCV51705

## TYPICAL PERFORMANCE CHARACTERISTICS

TYPICAL CHARACTERISTICS ARE PROVIDED AT 25 °C AND  $V_{DD} = 20\text{ V}$  UNLESS OTHERWISE NOTED.

Figure 15. Negative Bias Voltage of Charge Pump vs. Temperature

Figure 16. VEE5 Regulated Voltage with  $I_{VEE,MAX}$  vs. Temperature

Figure 17. Charge Pump Operating Frequency ( $f_{OSC}$ ) vs. Temperature

Figure 18. Desaturation Current ( $I_{DESAT}$ ) vs. Temperature

Figure 19. DESAT Threshold Voltage ( $V_{TH,DESAT}$ ) vs. Temperature

**NCV51705**

# NCV51705

## APPLICATIONS INFORMATION

The NCV51705 can be quickly configured by following the steps outlined in this section. The component references

made throughout this section refer to the schematic diagram and reference designations shown in Figure 27.




Figure 27. Application Schematic





Figure 28. Non-inverting Input Configuration

Table 8. NON-INVERTING LOGIC, IN+, TRUTH TABLE

IN+ (PWM)	IN- (SGND)	OUTSRC	OUTSNK
0	0	0	1
1	0	1	0




**Table 10. XEN DELAY**

Item	Timing Definition	Typical XEN Delay
ON Delay (IN to XEN)	IN+ rising ( $V_{IH}$ ) to XEN falling (90%)	$= T_{ON}$
	IN- falling ( $V_{IL}$ ) to XEN falling (90%)	$= T_{ON}$
OFF Delay (IN to XEN)	IN+ falling ( $V_{IL}$ ) to XEN rising (10%)	$= T_{OFF} + 40 \text{ ns}$
	IN- rising ( $V_{IH}$ ) to XEN rising (10%)	$= T_{OFF} + 40 \text{ ns}$

The intent of this signal is that it can be used as a fault flag and in half bridge power topologies, can provide a synchronization signal for implementing cross conduction (overlap) protection for the power transistors.

Whenever XEN is HIGH,  $V_{GS}$  is LOW and the SiC MOSFET is OFF. Therefore, if XEN and the PWM input signals are both HIGH, a fault condition is detected and can be digitally assigned to take whatever precautions might be desired. XEN can also be used as a control signal for cross conduction prevention between a high side and low side switch used in a half or full bridge configuration. The schematic diagram shown in Figure 32 illustrates a circuit example how to utilize the XEN signals for fault detection and cross conduction prevention. As can be seen in this implementation, the functions are independent and it is up to the designer to decide whether any one or both functions are needed to be implemented in the system.



**Figure 32. Examples of XEN Signal Usage**

If XEN\_HS transitions from LOW to HIGH while PWM\_HS is HIGH, the PWM pulse width had been terminated early by one of the protection functions of the NCV51705. The protection function are; any of the Under Voltage Lock Out (UVLO) protections, and Desaturation Detection (DESAT). As Figure 32 indicates a FAULT signal can be generated by a simple AND connection of the PWM input signal and the corresponding XEN output.

In case of cross conduction prevention, the XEN signal of one driver is used to enable the operation of the other driver as depicted in a simplified manner in Figure 32. The isolation for the high side driver is not shown in the simplified schematic of Figure 32 but the operation of the system can be easily followed. While the high side driver is ON, XEN\_HS is LOW preventing any gate drive to be

applied to the low side driver. Once the high side driver turns OFF its XEN\_HS signal transitions to HIGH and the PWM\_LS signal can pass through to the low side driver. An identical sequence exists to ensure that the high side driver cannot be turned ON until the low side driver is OFF.

**Signal Ground (SGND) and Power Ground (PGND)**

Signal ground connection (SGND) is the GND for all control signals and the power ground (PGND) is the GND for the power MOSFETs.

## NCV51705

starts when  $V_{DD} > 7.5$  V. Additionally, the  $V_{EE}$  voltage rail includes an internally fixed under voltage lockout (UVLO)

## NCV51705

The configurability of the VEESET pin is summarized in Table 11.

**Table 11. SUMMARY OF VEESET PIN CONFIGURATION**

VEESET	COMMENT	V <sub>EE</sub>	V <sub>EE(UVLO)</sub>
V <sub>DD</sub>	10.5 V < VEESET < V <sub>DD</sub>	-8 V	



## NCV51705

characteristic curves. Because the on resistance of a SiC MOSFET dramatically increases even for a slight decrease in  $V_{GS}$ , the allowable UVLO hysteresis must be small. For this reason, the NCV51705 has a fixed 1 V hysteresis so that the turn


## NCV51705


$D_1$ . Because the drain voltage on the SiC MOSFET sees extremely high  $dV/dt$ , the current through the p-n junction capacitance of  $D_1$  can become very high if  $R_1$  is not sized appropriately. Therefore, selecting a fast, high voltage diode with lowest junction capacitance should be a priority. Typical values for  $R_1$  will be near the range of  $5\text{ k}\Omega < R_1 < 10\text{ k}\Omega$  but this can vary according to the  $I_D$  and  $R_{DS}$  parameters of the selected SiC MOSFET. If  $R_1$  is much smaller than  $5\text{ k}\Omega$ , the instantaneous current into the DESAT pin can be hundreds of milliamps, which is problematic to the  $400\text{ }\mu\text{A}$  internal DESAT current source. Conversely, if  $R_1$  is much larger than  $10\text{ k}\Omega$ , a  $RC$  delay ensues as a product of  $R_1$  and the junction capacitance of  $D_1$ . The delay can be on the order of few  $\mu\text{s}$ , resulting in an additional delay time responding to an over current condition.

### 5 V Bias (V5V)

This is the bypass capacitor pin for the internal 5 V bias rail powering the control circuitry. The recommended capacitor value is  $2.2\text{ }\mu\text{F}$ . At least a  $1\text{ }\mu\text{F}$ , good quality, high frequency, ceramic capacitor should be placed in close proximity to the pin. A smaller ceramic capacitor value such as  $100\text{ nF}$  will assure stability but may result in a  $500\text{ mV}$  overshoot on the 5 V rail during start up. The 5 V rail starts to rise approximately  $30\text{ }\mu\text{s}$  after  $V_{DD}$  is applied. Once the  $7\text{ V}$  threshold is exceeded at the VDD pin, the 5 V rail is enabled. The V5V pin can source up to  $10\text{ mA}$  making it suitable for use as a low power bias supply for housekeeping circuits such as open collector pull up, optocoupler or digital isolator bias.

PCB Guideline





**onsemi**, **onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi**

---

---