



# CAN FD WAKE UP

# RECEIVE

## NCV7343



[www.onsemi.com](http://www.onsemi.com)

### Description

The NCV7343 CAN FD transceiver is the interface between a controller area network (CAN) protocol controller and the physical bus. The transceiver provides differential transmit capability to the bus and differential receive capability to the CAN controller.

The NCV7343 is an addition to the CAN high-speed transceiver family complementing NCV734x CAN stand-alone transceivers and previous generations such as AMIS42665, AMIS3066x, etc.

The NCV7343 guarantees additional timing parameters to ensure robust communication at data rates beyond 1 Mbit/s to cope with CAN flexible data rate requirements (CAN FD). These features make the NCV7343 an excellent choice for all types of HS-CAN networks, in nodes that require a low-power mode with wake-up capability via the CAN bus.

### Features


- Compliant with International Standard ISO11898-2:2016
- CAN FD Timing Specified up to 5 Mbit/s
- Extended Bus Load Range
- Standby and Sleep Mode with very Low Current Consumption
- CAN Wake-up with Wake-up Pattern (WUP), Short CAN Activity Filter Time, Long Wake-up Timeout and Normal Bus Biasing.
- Local Wake-up
- V<sub>IO</sub> Pin Allowing Direct Interfacing with 3 V to 5 V MCUs
- Low Electromagnetic Emission (EME) and High Electromagnetic Susceptibility (EMS)
- High Impedance Bus Lines in Unpowered State
- Transmit Data (TxD) Dominant Timeout Function (Long)
- Bus Error Detection
- Under all Supply Conditions the Chip behaves Predictably
- ESD Robustness of Bus Pins > 8 kV
- Thermal Protection
- Bus Pins Short Circuit Proof to Supply Voltage and Ground
- Bus Pins Protected against Transients in an Automotive Environment
- AEC-Q100 Grade 0 Qualified and PPAP Capable
- These are Pb-Free Devices

### Quality


Wettable Flank Package for Enhanced Optical Inspection

### Typical Applications

- Automotive
- Industrial Networks





**SOIC-14**  
**D2 SUFFIX**  
**CASE 751A-03**



**DFNW14 4.5x3, 0.65P**  
**MW SUFFIX**  
**CASE 507AC**

### MARKING DIAGRAMS



### SOIC-14

- A = Assembly Site
- (W)L = Wafer Lot
- YW(W) = Date Code
- G or ■ = Pb-Free Identification


### DFNW14

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 21 of this data sheet.

# NCV7343

## TYPICAL APPLICATION



# NCV7343

## BLOCK DIAGRAM





Figure 2. NCV7343 Block Diagram

# NCV7343

## PIN CONNECTIONS





# NCV7343

## RECOMMENDED OPERATING RANGES (continued)

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{WAKE}$	DC Voltage at Pin WAKE		-42	$V_B$	V
$T_J$	Junction Temperature		-40	150	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

# NCV7343

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 4.5\text{ V to }5.5\text{ V}$ ;  $V_{IO} = 2.8\text{ V to }5.5\text{ V}$ ;  $V_B = 5.0\text{ V to }40\text{ V}$ ; for typical values  $T_A = 25\text{ }^\circ\text{C}$ , for min/max values  $T_J = -40\text{ to }+150\text{ }^\circ\text{C}$ ;  $R_{LT} = 60\ \Omega$ ,  $C_{RxD} = 15\text{ pF}$ ; unless otherwise noted. All voltages are referenced to GND (pin 2). Positive current flow into the respective pin) (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
--------	-----------	------------	-----	-----	-----	------

## $V_B$ SUPPLY VOLTAGE (Pin $V_B$ )

$V_{\text{Uvd\_VB}}$	Undervoltage Detection Threshold	$V_B$ falling	3.7	4.1	4.5	V
$V_{\text{Uvr\_VB}}$	Undervoltage Recovery Threshold	$V_B$ rising	3.9	4.4	4.9	V
$V_{\text{Uvh\_VB}}$	Undervoltage Threshold Hysteresis		100	300	400	mV

## TRANSMITTER DATA INPUT (PIN $TxD$ )

$V_{IH}$	High-level Input Voltage	Output recessive	2.0	–	–	V
$V_{IL}$	Low-level Input Voltage	Output dominant	–	–	0.8	V
$I_{IH}$	High-level Input Current	$V_{TxD} = V_{IO}$	–5.0	0	+5.0	$\mu\text{A}$
$R_{PU}$	Pull-up Resistor		10	25	50	$\text{k}\Omega$
$I_{LEAK}$	Leakage Current	$V_{TxD} = 5.5\text{ V}$ , $V_{IO} = 0\text{ V}$	–1.0	0	+1.0	$\mu\text{A}$
$C_i$	Input Capacitance	(Note 11)	–	5	10	pF

## RECEIVER DATA OUTPUT (Pin $RxD$ )

$I_{OH}$	High-level Output Current	$V_{RxD} = V_{IO} - 0.4\text{ V}$	–8.0	–3.0	–1.0	$\text{mA}$
$I_{OL}$	Low-level Output Current	$V_{RxD} = 0.4\text{ V}$	1.0	6.0	12	$\text{mA}$

## TRANSMITTER MODE SELECT (Pin $STBN$ , $EN$ )

$V_{IH}$	High-level Input Voltage	Standby mode	2.0	–	–	V
$V_{IL}$	Low-level Input Voltage	Normal mode	–	–	0.8	V
$R_{PD}$	Pull-down Resistor		300	650	1000	$\text{k}\Omega$
$I_{IL}$	Low-level Input Current	$V_{STBN} = 0\text{ V}$	–1.0	0	+1.0	$\mu\text{A}$
$I_{LEAK}$	Leakage Current	$V_{STBN} = 5.5\text{ V}$ , $V_B = V_{CC} = V_{IO} = 0\text{ V}$	–1.0	0	+1.0	$\mu\text{A}$
$C_i$	Input Capacitance	(Note 11)	–	5	10	pF

## ERROR SIGNALING (Pin $ERRN$ )

$I_{OH}$	High Level Output Current	$V_{ERRN} = V_{IO} - 0.4\text{ V}$	–100	–50	–10	$\mu\text{A}$
$I_{OL}$	Low Level Output Current	$V_{ERRN} = 0.4\text{ V}$	0.1	0.5	1.0	$\text{mA}$

## LOCAL WAKE-UP INPUT (Pin $WAKE$ )

$V_{IH}$	High-level Input Voltage	Standby or Sleep	$V_B - 2$	–	–	V
$V_{IL}$	Low-level Input Voltage	Standby or Sleep	–	–	$V_B - 4$	V
$I_{IH}$	High-level Input Current	$V_{WAKE} = V_B - 2\text{ V}$ ; $V_{WAKE} = \text{High for } t \geq t_{\text{wake\_filt}}$ (Pull-up active)	–11	–	–3.0	$\mu\text{A}$
$I_{IL}$	Low-level Input Current	$V_{WAKE} = V_B - 4\text{ V}$ ; $V_{WAKE} = \text{Low for } t \geq t_{\text{wake\_filt}}$ (Pull-down active)	3.0	–	11	$\mu\text{A}$

## INHIBIT OUTPUT (Pin $INH$ )

$V_{OH}$	High-level Output Voltage	$I_{INH} = -1\text{ mA}$	$V_B - 0.6$	$V_B - 0.27$	$V_B - 0.1$	V
$I_{LEAK}$	Leakage Current	Sleep or Power-off mode, $V_{INH} = 0\text{ V}$	–5	0	+5	$\mu\text{A}$

## CAN<sub>H</sub> and CAN<sub>L</sub> (Pins $CANH$ and $CANL$ )

$V_{O(dom)(CANH)}$	Dominant Output Voltage at Pin $CANH$	Normal mode; $V_{TxD} = \text{Low}$ ; $t < t_{\text{dom}(TxD)}$ ; $45\ \Omega \leq R_{LT} \leq 65\ \Omega$	2.75	3.65	4.5	
--------------------	---------------------------------------	---	------	------	-----	--



# NCV7343

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 4.5\text{ V to }5.5\text{ V}$ ;  $V_{IO} = 2.8\text{ V to }5.5\text{ V}$ ;  $V_B = 5.0\text{ V to }40\text{ V}$ ; for typical values  $T_A = 25\text{ }^\circ\text{C}$ , for min/max values  $T_J = -40\text{ to }+150\text{ }^\circ\text{C}$ ;  $R_{LT} = 60\text{ }\Omega$ ,  $C_{RXD} = 15\text{ pF}$ ; unless otherwise noted. All voltages are referenced to GND (pin 2). Positive current flow into the respective pin) (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>CAN TRANSMITTER (Pins CANH and CANL)</b>						
$V_{o(dom)(CANL)}$	Dominant Output Voltage at Pin CANL	Normal mode; $V_{TXD} = \text{Low}$ ; $t < t_{dom(TxD)}$ ; $45\text{ }\Omega \leq R_{LT} \leq 65\text{ }\Omega$	0.5	1.35	2.25	V
$V_{o(rec)}$	Recessive Output Voltage at Pins CANH and CANL	Normal or Silent mode; $V_{TXD} = \text{High}$ or $V_{TXD} = \text{Low}$ and $t > t_{dom(TxD)}$ ; no load	2.0	2.5	3.0	V
$V_{o(off)}$	Recessive Output Voltage at Pins CANH and CANL	Standby or Sleep mode; no load	-0.1	0	+0.1	V
$V_{o(dom)(diff)}$	Differential Dominant Output Voltage ( $V_{CANH} - V_{CANL}$ )	Normal mode; $V_{TXD} = \text{Low}$ ; $t < t_{dom(TxD)}$ ; $50\text{ }\Omega \leq R_{LT} \leq 65\text{ }\Omega$	1.5	2.3	3.0	V
$V_{o(dom)(diff)_E}$		Normal mode; $V_{TXD} = \text{Low}$ ; $t < t_{dom(TxD)}$ ; $45\text{ }\Omega \leq R_{LT} \leq 70\text{ }\Omega$	1.4	2.3	3.3	V
$V_{o(dom)(diff)_ARB}$		Normal mode; $V_{TXD} = \text{Low}$ ; $t < t_{dom(TxD)}$ ; $R_{LT} = 2\text{ }240\text{ }\Omega$	1.5	-	5.0	V
$V_{o(rec)(diff)}$	Differential Recessive Output Voltage ( $V_{CANH} - V_{CANL}$ )	Normal or Silent mode; $V_{TXD} = \text{High}$ or $V_{TXD} = \text{Low}$ and $t > t_{dom(TxD)}$ ; no load;	-50			

# NCV7343

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 4.5\text{ V to }5.5\text{ V}$ ;  $V_{IO} = 2.8\text{ V to }5.5\text{ V}$ ;  $V_B = 5.0\text{ V to }40\text{ V}$ ; for typical values  $T_A = 25\text{ }^\circ\text{C}$ , for min/max values  $T_J = -40\text{ to }+150\text{ }^\circ\text{C}$ ;  $R_{LT} = 60\ \Omega$ ,  $C_{RxD} = 15\text{ pF}$ ; unless otherwise noted. All voltages are referenced to GND (pin 2). Positive current flow into the respective pin) (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
--------	-----------	------------	-----	-----	-----	------



FUNCTIONAL DESCRIPTION

POWER SUPPLY

NCV7343 implements three power supply inputs – battery supply input  $V_B$ , CAN transceiver supply input  $V_{CC}$  and digital IOs supply input  $V_{IO}$ .

$V_B$  Supply Pin

$V_B$  is the main supply pin of the NCV7343. The NCV7343 proceeds from Power-off mode to Standby mode as soon as the  $V_B$  supply is available. This supply input is used to provide the minimum power required for the operation in case of absence of the remaining supplies. Typically this is the only active supply in a low-power Sleep mode providing power supply to the low-power wake-up detector.

$V_{CC}$  Supply Pin

$V_{CC}$  pin is the CAN transceiver main supply input in Normal and Silent mode.

$V_{IO}$  Supply Pin

Digital pins interfacing with the microcontroller have a separate IO supply. The  $V_{IO}$  pin should be connected to microcontroller supply pin. By using  $V_{IO}$  supply pin shared with microcontroller the IO levels between microcontroller and transceiver are properly adjusted. See Figure 1.




Figure 5. Typical Power-up Sequence

Power Supplies Monitoring

$V_B$ ,  $V_{CC}$  and  $V_{IO}$  supply inputs are monitored by undervoltage detectors with individual thresholds and filtering times both for undervoltage detection and undervoltage recovery.

In Normal mode, the transmitter is disabled  $t_{uv\_det}$  after  $V_{CC}$  or  $V_{IO}$  voltage falls below respective undervoltage detection thresholds. The transmitter is re-enabled  $t_{uv\_rec}$  after both  $V_{CC}$  and  $V_{IO}$  voltage rises above the undervoltage recovery thresholds (Figure 6).

$V_B$  undervoltage is detected if  $V_B$  supply voltage falls below undervoltage detection threshold,  $V_{uvd\_VB}$ .  $V_B$  undervoltage recovery is detected if  $V_B$  supply voltage rises above the undervoltage recovery threshold,  $V_{uvr\_VB}$ .

$V_{CC}$  undervoltage flag is set if  $V_{CC}$  supply voltage is lower than  $V_{uv\_VCC}$  for longer than  $V_{CC}$  undervoltage detection time  $t_{uvd\_VCC}$ .  $V_{CC}$  undervoltage recovery is detected and the flag is reset if  $V_{CC}$  supply voltage is higher than  $V_{uv\_VCC}$  for longer than  $V_{CC}$  undervoltage recovery time  $t_{uvr\_VCC}$ .

Similarly,  $V_{IO}$  undervoltage flag is set if  $V_{IO}$  supply voltage is lower than  $V_{uv\_VIO}$  for longer than  $V_{IO}$  undervoltage detection time  $t_{uvd\_VIO}$ .  $V_{IO}$  undervoltage recovery is detected and the flag is reset if  $V_{IO}$  supply voltage is higher than  $V_{uv\_VIO}$  for longer than  $V_{IO}$  undervoltage recovery time  $t_{uvr\_VIO}$ .

Both  $V_{CC}$  and  $V_{IO}$  undervoltage flags and the undervoltage detection timers are also reset after local or remote wake-up detection event or STBN pin rising edge detection in Sleep mode.

Once the  $V_{CC}$  and/or  $V_{IO}$  undervoltage flag is set the device changes to Sleep mode. The Sleep mode can be left and the operation mode control by STBN and EN pin is re-enabled as soon as both  $V_{CC}$  and  $V_{IO}$  supplies are recovered. The operating mode control state machine is not reset when an undervoltage condition is detected. Thus if Sleep mode was requested by the host prior to  $V_{CC}$  and/or  $V_{IO}$  undervoltage condition detection and the EN pin was set Low in Sleep mode, the device stays in Sleep once the undervoltage is recovered, although STBN and EN pins are both set Low, which is otherwise considered a Standby mode request.




Figure 6. Transmitter Deactivation/Activation in Case of Undervoltage Event

## INH Pin

The INH output pin is a high-voltage high-side switch to  $V_B$  supply. It can be used to control the  $V_{CC}$  or  $V_{IO}$  external supply voltage regulators. The output is switched high in all operating modes except for the Sleep mode. In Sleep mode the pin is left floating (high-impedance) which can be used to deactivate the external regulators in order to minimize the ECU current consumption. The INH switch is also deactivated in Power-off mode.

## HIGH SPEED CAN TRANSCEIVER

NCV7343 implements high-speed physical layer CAN FD transceiver compatible with ISO11898-2:2016, implementing following optional features or alternatives:

- Extended bus load range
- Transmit dominant timeout, long
- Support of bit rates up to 5 Mbit/s
- Low-power modes with wake-up via wake-up pattern,
- Short CAN activity filter time and long wake-up

**NCV7343**




Figure 11. Operation Modes

**WAKE-UP**

A Wake-up flag is set if Local wake-up via WAKE pin (positive or negative edge) is detected or Remote wake-up via bus (wake-up pattern) is detected. If the Wake-up flag is set in Sleep mode, the device changes to Standby mode. Undervoltage detection flags are cleared and the corresponding timers are restarted upon detection



## FAILURE DETECTION

### Local Failures

A Local failure flag is set if any of the following flags are set:

- TxD Dominant Timeout
- Bus Dominant Timeout
- Short-TxD to RxD
- Overtemperature Detection

The local failure flag is signaled on ERRN pin in Silent mode entered from Normal mode. The flag is cleared if all of the mentioned flags are cleared.

#### *TxD Dominant Timeout*

A TxD dominant timeout timer circuit prevents the bus lines being driven to a permanent dominant state if pin TxD is forced permanently low. The timer is triggered by a negative edge on pin TxD in Normal mode. If the duration

# NCV7343

## INTERNAL FLAGS AND THEIR VISIBILITY

Internal Flag	Set Conditions	Reset Conditions	Visibility on ERRN Pin
V <sub>CC</sub> or V <sub>IO</sub> Undervoltage	$V_{CC} < V_{uv\_VCC}$ for $t > t_{uvd\_VCC}$ or $V_{IO} < V_{uv\_VIO}$ for $t > t_{uvd\_VIO}$	$(V_{CC} > V_{uv\_VCC}$ for $t > t_{uvr\_VCC}$ and $V_{IO} > V_{uv\_VIO}$ for $t > t_{uvr\_VIO}$ )	


**FAIL SAFE**

A current-limiting circuit protects the transmitter output stage from damage caused by accidental short circuit to either positive or negative supply voltage, although power dissipation increases during this fault condition.

Undervoltage on supply pins prevents the chip from sending data on the bus when there is not enough  $V_{CC}$  supply voltage to build required bus differential voltage, or when  $V_{IO}$  supply voltage is low and thus the digital input or output signals might be interpreted falsely. After supply is recovered TxD pin must be first released to High to allow sending dominant bits again.

The pins CANH and CANL are protected from automotive electrical transients (according to ISO 7637; see Figure 19). Pin TxD is pulled high and pins STBN and EN are pulled low internally should the input become disconnected. Digital pins, TxD, STBN and EN will be floating, preventing reverse supply should the  $V_{IO}$  supply be removed. RxD and ERRN have forward diode to  $V_{IO}$  supply.

**MEASUREMENT SETUPS AND DEFINITIONS**



# NCV7343





Figure 18. Test Circuit for Timing Characteristics





# NCV7343

## ISO 11898–2:2016 PARAMETER CROSS-REFERENCE TABLE (continued)

Parameter	Notation	Symbol
<b>DATA SIGNAL TIMING REQUIREMENTS FOR USE WITH BIT RATES ABOVE 2 Mbit/s AND UP TO 5 Mbit/s</b>		
Transmitted Recessive Bit Width @ 5 Mbit/s	$t_{\text{Bit(Bus)}}$	$t_{\text{bit(VI(diff))}}$
Received Recessive Bit Width @ 5 Mbit/s	$t_{\text{Bit(RXD)}}$	$t_{\text{bit(RxD)}}$
Receiver Timing Symmetry @ 5 Mbit/s	$\Delta t_{\text{Rec}}$	$\Delta t_{\text{rec}}$
<b>MAXIMUM RATINGS OF <math>V_{\text{CAN\_H}}</math>, <math>V_{\text{CAN\_L}}</math> AND <math>V_{\text{Diff}}</math></b>		
Maximum Rating $V_{\text{Diff}}$	$V_{\text{Diff}}$	$V_{\text{Diff}}$
General Maximum Rating $V_{\text{CAN\_H}}$ and $V_{\text{CAN\_L}}$	$V_{\text{CAN\_H}}$ $V_{\text{CAN\_L}}$	$V_{\text{CAN}}$ $V_{\text{CAN}}$
Optional: Extended Maximum Rating $V_{\text{CAN\_H}}$ and $V_{\text{CAN\_L}}$	$V_{\text{CAN\_H}}$ $V_{\text{CAN\_L}}$	NA
<b>MAXIMUM LEAKAGE CURRENTS ON CAN_H and CAN_L, UNPOWERED</b>		
Leakage Current on CAN_H, CAN_L	$I_{\text{CAN\_H}}$ $I_{\text{CAN\_L}}$	$I_{\text{LEAK(off)}}$
<b>BUS BIASING CONTROL TIMINGS</b>		
CAN Activity Filter Time, Long	$t_{\text{Filter}}$	NA
CAN Activity Filter Time, Short	$t_{\text{Filter}}$	$t_{\text{wup\_filt}}$
Wake-up Timeout, Short	$t_{\text{Wake}}$	NA
Wake-up Timeout, Long	$t_{\text{Wake}}$	$t_{\text{wup\_to}}$
Timeout for Bus Inactivity (Required for Selective Wake-up Implementation Only)	$t_{\text{Silence}}$	NA
Bus Bias Reaction Time (Required for Selective Wake-up Implementation Only)	$t_{\text{Bias}}$	NA




**Table 1. ORDERING INFORMATION**

Part Number	Description	Package	Shipping†
NCV7343D20R2G	CAN FD Transceiver, High Speed, Low Power, with WAKE, INH and V <sub>IO</sub> Pin	SOIC–14 (Pb-free)	3000 / Tape & Reel
NCV7343MW0R2G	CAN FD Transceiver, High Speed, Low Power, with WAKE, INH and V <sub>IO</sub> Pin	DFNW14 Wettable Flank (Pb-free)	5000 / Tape & Reel
NCV7343D21R2G	CAN FD Transceiver, High Speed, Low Power, with WAKE, INH and V <sub>IO</sub>		

# NCV7343

## PACKAGE DIMENSIONS

SOIC-14 NB  
CASE 751A-03  
ISSUE L






### NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.

# NCV7343

## PACKAGE DIMENSIONS

DFNW14 4.5x3, 0.65P  
CASE 507AC  
ISSUE D



### NOTES:

1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
5. THIS DEVICE CONTAINS WETTABLE FLANK DESIGN FEATURES TO AID IN FILLET FORMATION ON THE LEADS DURING MOUNTING.

### SOLDERING FOOTPRINT\*

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.