



BLOCK DIAGRAM



TYPICAL APPLICATION



ELECTRICAL CHARACTERISTICS

Definitions

All voltages are referenced to GND (pin 2). Positive currents flow into the IC. Sinking current means the current

is flowing into the pin; sourcing current means the current is flowing out of the pin.

ABSOLUTE MAXIMUM RATINGS

Table 3. ABSOLUTE MAXIMUM RATINGS

	Symbol	Parameter	Conditions	Min	Max	Unit
	V _{SUP}	Supply voltage V _{CC} , V _{IO}		0.3	+6	V
Γ	V _{CANH}	DC voltage at pin CANH	$0 < V_{CC} < 5.25 V$; no time limit			

Table 5. ELECTRICAL CHARACTERISTICS $V_{CC} = 4.75$ V to 5.25 V; $V_{IO} = 2.8$ to 5.25 V; $T_J = -40$ to $+150^{\circ}$ C; $R_{LT} = 60 \Omega$,	
C_{LT} = 100 pF, C_1 not used, C_{RxD} = 15 pF unless specified otherwise.	

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
BUS LINES (Pins CANH and CANL)							
V _{o(off)} (CANL)	Recessive output voltage at pin CANL	Standby mode; R_{LT} and C_{LT} not used	0.1	0	0.1	V	
V _{o(off)(diff)}	Differential bus output voltage (V _{CANH} V _{CANL})	Standby mode; R_{LT} and C_{LT} not used	0.2	0	0.2	V	
V _{o(dom)} (CANH)	Dominant output voltage at pin CANH	$ \begin{array}{l} V_{TxD} = 0 \; V; \; t < t_{dom(TxD);} \\ 50 \; \Omega < R_{LT} < 65 \; \Omega \end{array} $	2.75	3.5	4.5	V	
V _{o(dom)} (CANL)	Dominant output voltage at pin CANL	$V_{TxD} = 0 V; t < t_{dom(TxD)};$ 50 $\Omega < R_{LT} <$	-		•	-	

Table 5. ELECTRICAL CHARACTERISTICS V _{CC} = 4.75 V to 5.25 V; V _{IO} = 2.8 to 5.25 V; T _J = 40 to +150°C; R _{LT} = 60 Ω ,	
C_{LT} = 100 pF, C_1 not used, C_{RxD} = 15 pF unless specified otherwise.	

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
TIMING CHARACTERISTICS (see Figures 6 and 8)							
t _{d(TxD BUSon)}	Delay TxD to bus active			75		ns	
t _{d(TxD BUSoff)}	Delay TxD to bus inactive			85		ns	
t _{d(BUSon} RxD)	Delay bus active to RxD			24		ns	
t _{d(BUSoff RxD)}	Delay bus inactive to RxD			32		ns	
t _{pd_dr}	Propagation delay TxD to RxD dominant to recessive transition		50	100	210	ns	
t _{pd_rd}	Propagation delay TxD to RxD recessive to dominant transition		50	120	210	ns	
t _{d(stb nm)}	Delay standby mode to normal mode		5	11	20	μs	
twake_filt	Filter time for wake up via bus	NCV7344 version	0.5		5	μs	
		NCV7344A version	0.15		1.8	μs	
t _{dwakerd}	Delay to flag wake event (recessive to dominant transitions)	Valid bus wake up event	0.5	2.6	6	μs	
^t dwakedr	Delay to flag wake event (dominant to recessive transitions)	Valid bus wake up event	0.5	2.6	6	μs	
t _{wake_to}	Bus time for wake up timeout	Standby mode	1		10	ms	
t _{dom(TxD)}	TxD dominant time for timeout	V _{TxD} = Low; Normal mode	1		10	ms	
t _{Bit(RxD)}	Bit time on RxD pin	t _{Bit(TxD)} = 500 ns	400		550	ns	
		t _{Bit(TxD)} = 200 ns	120		220	ns	
t _{Bit(Vi(diff))}	Bit time on bus (CANH – CANL pin)	t _{Bit(TxD)} = 500 ns	•	•	•	•	

MEASUREMENT SETUPS AND DEFINITIONS




Table 6. ISO 11898–2:2016 Parameter Cross–Reference Table

ISO 11898–2:2016 Specification		NCV7344 Datasheet
Parameter	Notation	Symbol
Dominant output characteristics		
Single ended voltage on CAN_H	V _{CAN_H}	V _{o(dom)} (CANH)
Single ended voltage on CAN_L	V _{CAN_L}	V _{o(dom)(CANL)}
Differential voltage on normal bus load	V _{Diff}	V _{o(dom)(diff)}
Differential voltage on effective resistance during arbitration	V _{Diff}	V _{o(dom)(diff)_arb}
Differential voltage on extended bus load range (optional)	V _{Diff}	V _{o(dom)(diff)}
Driver symmetry		
Driver symmetry	V _{SYM}	V _{o(dom)(sym)}
Driver output current		
Absolute current on CAN_H	I _{CAN_H}	I _{o(SC)(CANH)}
Absolute current on CAN_L	I _{CAN_L}	I _{o(SC)(CANL)}
Receiver output characteristics, bus biasing active	·	-
Single ended output voltage on CAN_H	V _{CAN_H}	V _{o(rec)(CANH)}
Single ended output voltage on CAN_L	V _{CAN_L}	V _{o(rec)(CANL)}
Differential output voltage	V _{Diff}	V _{o(rec)(diff)}
Receiver output characteristics, bus biasing inactive		
Single ended output voltage on CAN_H	V _{CAN_H}	V _{o(off)(CANH)}
Single ended output voltage on CAN_L	V _{CAN_L}	V _{o(off)(CANL)}
Differential output voltage	V _{Diff}	V _{o(off)(diff)}
Optional transmit dominant timeout		
Transmit dominant timeout, long	t _{dom}	t _{dom(TxD)}
Transmit dominant timeout, short	t _{dom}	NA
Static receiver input characteristics, bus biasing active	l	
Recessive state differential input voltage range	V _{Diff}	V _{i(rec)(diff)_NM}
Dominant state differential input voltage range	V _{Diff}	V _{i(dom)(diff)_NM}
Static receiver input characteristics, bus biasing inactive	l	
Recessive state differential input voltage range	V _{Diff}	V _{i(rec)(diff)_LP}
Dominant state differential input voltage range	V _{Diff}	V _{i(dom)(diff)_LP}
Receiver input resistance		
Differential internal resistance	R _{Diff}	R _{i(diff)}
Single ended internal resistance	R _{CAN_H} R _{CAN_L}	R _{i(cm)(CANH)} R _{i(cm)(CANL)}
Receiver input resistance matching		
Matching a of internal resistance	m _R	R _{i(cm)(m)}
Implementation loop delay requirement	I	
Loop delay	t _{Loop}	t _{pd_rd} t _{pd_dr}
Optional implementation data signal timing requirements for use with bit rates a	above 1 Mbit/s and up to 2	Mbit/s
Transmitted recessive bit width @ 2 Mbit/s	t _{Bit(Bus)}	t _{Bit(Vi(diff))}
Received recessive bit width @ 2 Mbit/s	t _{Bit(RXD)}	t _{Bit(RxD)}

Table 6. ISO 11898-2:2016 Parameter Cross-Reference Table

Parameter	Notation	Symbol
Receiver timing symmetry @ 2 Mbit/s		Δ_{tRec}



DATE 02 JUL 2021

A

GENERIC MARKING DIAGRAM*

<--D2--►

1 OXXXXXX XXXXXX ALYW•

XXXXXX = Specific Device Code

- A = Assembly Location
- L = Wafer Lot

.

Y = Year

W = Work Week


= Pb–Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.



DATE 16 FEB 2011



SEATING PLANE



onsemi, , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or incruit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi