LIN Transceiver, Dual

NCV7422

Description

The NCV7422 is a two channel physical layer device using the Local Interconnect Network (LIN) protocol. It allows interfacing of two independent LIN physical buses and the LIN protocol controllers. The device is compliant to ISO 17987–4, LIN2.2a, LIN2.2, LIN2.1, LIN 2.0 and SAEJ2602 standards.

The NCV7422 LIN device is a member of the in-19060 TDdesignedef \$0 mun TDe wo Tf.64 0 TD.05922Tc e6y7vehj1118 A

BLOCK DIAGRAM



Figure 1. Block Diagram

TYPICAL APPLICATION DIAGRAM

LIN1		
	 - KL30	
	- KL31	





ELECTRICAL CHARACTERISTICS

Definitions

All voltages are referenced to GND unless otherwise specified. Positive currents flow into the IC. Sinking current means the current is flowing into the pin; sourcing current means the current is flowing out of the pin.

Symbol	Parameter	Min	Max	Unit
V _{BB}	Supply Voltage on Pin V _{BB}	-0.3	+42	V
V _{LINx}	LIN Bus Voltage with respect to GND	-42	+42	V
	LIN Bus Voltage with respect to V_{BB}	-42	+42	V
V_DIG_IO	DC Voltage on Pins (ENx, RxDx, TxDx)	-0.3	+7	V
V _{ESD}	Human Body Model (LINx pin) (Note 1)	-8	+8	kV
	Human Body Model (All pins) (Note 1)	-4	+4	kV
	Charge Device Model (All pins) (Note 2)	-750	+750	V
	Machine Model (All pins) (Note 3)	-200	+200	V
VESDIEC	Electrostatic Discharge Voltage (LINx Pin) System Human Body Model (Note 4) Conform to IEC 61000–4–2	-8	+8	kV
TJ	Junction Temperature	-40	+150	°C

Table 3. ABSOLUTE MAXIMUM RATINGS

T_{STG}

Table 6. AC CHARACTERISTICS (V_{BB} = 5 V to 18 V; T_J = -40 to +150°C; unless otherwise specified. For the transmitter parameters, the following bus loads are considered: L1 = 1 k Ω / 1 nF; L2 = 660 Ω / 6.8 nF; L3 = 500 Ω / 10 nF)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
LIN TRANSMITTER						

	IER	
D1	Duty Cycle 1 = t _{BUS_REC(MIN)} / (2xt _{BIT}); See Figure 5	$\begin{array}{l} TH_{REC(max)} = 0.744 \text{ x } V_{BB} \\ TH_{DOM(max)} = 0.581 \text{ x } V_{BB} \end{array}$



✓ — 50 %

onsemi



*For additional information on our Pb-Free strategy and soldering details, pleo659.301 711.78 491.924 -586.035 reW nBT9 0 0 9 542.4274 673.3984 Tm0 Tc0 Tw(8)TjETQBT/F1 1 Tf8 0 0 8 61.3984 672.9449 Tm-.001

DOCUMENT NUMBER:	98AON14979G		
DESCRIPTION:			
onsemi and are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.			

onsemi, , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or incruit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi