

onse



# NCV75215



Figure 1. Application Schematic Diagram

Table 1. RECOMMENDED EXTERNAL COMPONENTS

Name	Description	Typical Value	Units	Rating	Tolerance	Comment
R1	Resonator Damping	Optimal value	k $\Omega$		5 %	Value depends on used transducer & transformer
R2	Battery Filter Resistor	100	$\Omega$	Note	5 %	Power rating according to required EMC robustness
R3	I/O Line Protection	470	$\Omega$	Note	5 %	It may be omitted but system ESD robustness is reduced Power rating according to required EMC robustness
R4	I/O Line Pull Up	10	k $\Omega$	100 mW	5 %	Optional. It is not used if I/O Line internal pull-up resistor is enabled (see Config RAM item IO_PUP_ENA)
R5	I/O Line High Frequency Protection	47	$\Omega$	Note	5 %	Optional It improves high frequency EMC robustness Power rating according to required EMC robustness
RF1 RF2	Input EMC Filter Resistor (Note 1)	100	$\Omega$	Note	5 %	Optional It improves high frequency EMC robustness Power rating according to required EMC robustness
C1	Receiver Input Coupling	680	pF	100 V	10 %	
C2	Receiver Input Coupling	680	pF	100 V	10 %	
C3	Serial and Parallel Resonances Matching	optimal value	pF	100 V	5 %	Value depends on used transducer & transformer
CF1	Input EMC Filter Capacitor (Note 1)	10	pF	50 V	10 %	Optional It improves high frequency EMC robustness
C6	Battery Filter Capacitor	100	nF	50 V	10 %	
C7	Tank Capacitor for Transmitting Current	22	$\mu$ F	35 V	10 %	2x ceramic type capacitor

1. Some of RF1, RF2 and CF1 components may be omitted. Use them according to required EMC robustness.

# NCV75215

**Table 1. RECOMMENDED EXTERNAL COMPONENTS** (continued)

Name	Description	Typical Value	Units	Rating	Tolerance	Comment
C8	VBAT HF Filter	100	nF	50 V	10 %	
C9	I/O Line Capacitor	330	pF	50 V	10 %	Standard I/O Line slope (60 $\mu$ s) IO_SLP_FAST = 0
C9	I/O Line Capacitor	100	pF	50 V	10 %	Fast I/O Line slope (20 $\mu$ s) IO_SLP_FAST = 1
Tr1	Push-pull Transformer	Transducer specific	mH	100V	5%	
PZ1	Ultrasonic Transducer	MA40MF14-1B MA55AF15-07NA MA48AF15-07N	kHz	100V	the lower the better	muRata series
D1	Reverse Polarity Protection	BAS321	-	50 V	-	

1. Some of RF1, RF2 and CF1 components may be omitted. Use them according to required EMC robustness.

**Table 2. PIN FUNCTION DESCRIPTION**

Pin No.	Pin Name	Type	Description
1	RXN (Note 2)	Input	Analog Receiver Negative Input
2	RXP	Input	Analog Receiver Positive Input
3	GND A	Ground	Analog Ground
4	n.c.	n.c.	Pin not connected
5	GND	Ground	TX Ground, Digital Ground
6	DRVA	Output	Driver Output A
7	DRVC	Output	Driver Output C (Center of winding)
8	DRVB	Output	Driver Output B
9	VSUP	Power Supply	Main Power Supply
10	IO	Input/Output	I/O Line Bidirectional Interfc 8031 14.343 ref207.723 382.961 77.613 .68033 refBT845982

# NCV75215

**Table 3. ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Units
Supply Voltage Range VSUP (Note 4)	V <sub>SUP</sub>	-0.3 to 40	V
I/O Line Voltage Range	V <sub>IO</sub>	-5 to 40	

# NCV75215

**Table 6. ELECTRICAL CHARACTERISTICS**

( $V_{SUP} = 6\text{ V to }18\text{ V}$ ,  $T_A = -40^\circ\text{C to }85^\circ\text{C}$ , external devices as in application circuit of Figure 1.)

Symbol	Description	Min	Typ	Max	Units
--------	-------------	-----	-----	-----	-------








Figure 6. Block Diagram from Signal Processing Point of View



CFG\_MEM (Configuration Memory)

# NCV75215

**Table 7. STRUCTURE OF CONFIGURATION MEMORY** (continued)

Conf. Memory index	Name	Short Name	No of bits	Description	EEPROM (Note 11)	Default	R/W
7	Static RX Gain Code (sub-index 0)	RX_GAIN_CODE [6:0]	7	RX Gain Code 1			

# NCV75215

**Table 7. STRUCTURE OF CONFIGURATION MEMORY** (continued)

Conf. Memory index	Name	Short Name	No of bits	Description	EEPROM (Note 11)	Default	R/W
8	Dynamic Gain Control Start (sub-index 15)	DYN_GAIN_START [3:0]	4	DYN_GAIN_START 204.8			



**NCV75215**

# NCV75215

**Table 7. STRUCTURE OF CONFIGURATION MEMORY** (continued)

Conf. Memory index	Name	Short Name	No of bits	Description	EEPROM (Note 11)	Default	R/W
10	I/O Line 99.2 $\mu$ s Echo Duration Enabled (sub-index 20)	IO_ECHO_PULSE_ENA	1	<p>0: Disabled 1: Enabled, valid only when ADV_IO_ENA = 0.</p> <p>When enabled, echo is always reported by 99.2 <math>\mu</math>s pulse on I/O Line.</p> <p>Measurement is stopped If I/O Line is pulled low for at least 350 <math>\mu</math>s during active measurement.</p> <p>Once active measurement is stopped, I/O Line has to be released to idle state (high) for at least T<sub>DEB</sub> time to re-enable the detection of next I/O Line command.</p> <p>In case of T<sub>SNDx</sub>, I/O Line is driven low for 99.2 <math>\mu</math>s at the detected end of reverberations, then I/O Line is again driven low for 99.2 <math>\mu</math>s each time when valid echo is detected (this is identical with T<sub>RECx</sub>).</p> <p>Min. time is 99.2 <math>\mu</math>s between two echoes in this mode. If distance between echoes is less than 99.2 <math>\mu</math>s just single echo is reported.</p> <p>Comment: This mode enables fully programmable measurement duration (by stopping of on-going measurement) while it is still transparently propagating detected echo (ToF) on I/O Line.</p>		0	R/W

# NCV75215

**Table 7. STRUCTURE OF CONFIGURATION MEMORY** (continued)

Conf. Memory index	Description	EEPROM (Note 11)	Default	R/W
--------------------------	-------------	---------------------	---------	-----

Table 7. STRUCTURE OF CONFIGURATION MEMORY (continued)

Conf. Memory index	Name	Short Name	No of bits	Description	EEPROM (Note 11)	Default	R/W
14b Accessible only when WIDTH_PEAK_ENA = 1	Measurement Results – Long	MEAS_RES_LNG_SENSOR_STATUS [7:0] (sub-index 0)	8	Refer to Encoding of Sensor Status Section		n.a	R only
	This index is only functional when ADV_IO_ENA = 1. Otherwise, there is no response for this index.	MEAS_RES_LNG_TOF1 [9:0] (sub-index 1)	10	ToF1 – time of 1 <sup>st</sup> echo 1–LSB ~ 51.2 μs  See index 13.  ToF <sub>x</sub> = 0 in case when any echo is not detected		0	R only
		MEAS_RES_LNG_PEAK1 [5:0] (sub-index 2)	6	Maximal magnitude of 1 <sup>st</sup> echo. The same encoding as echo magnitude in MEAS_DATA. In case of no echo, it is 0.		0	R only
		MEAS_RES_LNG_WIDTH1 [5:0] (sub-index 3)	6	Width of 1 <sup>st</sup> echo. 1–LSB ~ 12.8 μs In case of no echo, it is 0.		0	R only
15	Command Byte (Write)  IC Revision ID (Read)	CMD[7:0] / IC_ID_xx[7:0]	8	See Data communication section.  <u>WRITE:</u> CMD [7:0]    command byte  <u>READ:</u> IC_ID_xx [7:4]: Full mask version Allowed range from 1 to15. IC_ID_xx [3:0]: Metal tune version Allowed range from 1 to15.  Comment: 1 <sup>st</sup> silicon version is IC_ID_xx = 0x11 hex		IC_ID_xx [7:0]	R/W

10. n.a. = not applicable

11. Configuration memory start-up v9TJ09es:/TT2 1 Tf8 0 3.1sione69TJ09es:/TT2 1 Tf8 0 3.1sione69TJ09 ref6803 149.c(detected)TJET309.713 575.943 .j2.



# NCV75215

## ENCODING OF SENSOR\_STATUS [7:0] REGISTER

**SENSOR\_STATUS [0] = Acoustic Noise Flag**

**SENSOR\_STATUS [1] = VSUP Under-voltage or  
Over-voltage during TX**

**SENSOR\_STATUS [2] = TX Period Update Required**

**SENSOR\_STATUS [3] = TX Period Update Direction**

**SENSOR\_STATUS [4] = Unexpected Decay Time  
(decay time too short)**

**SENSOR\_STATUS [5] = End of Reverberation Time-out**

μ

**SENSOR\_STATUS [6] = THS\_ERROR Flag**

Automatically cleared by direct measurement. Tm = 0.001 T23 Tw[(S7NSOR\_ST)66.6(A)73.4(TUS [6] = THS7of ReEPROMime754(Two-Bit)

# NCV75215

## CONFIGURATION MEMORY DETAILED DATA STRUCTURES

**Table 8. INDEX 0 DATA STRUCTURE** (Data are transferred LSBit first.)

Data Frame Byte	Data Frame Bit	Threshold Table Bit
0	0	TEMPERATURE_CODE [0]
	7	TEMPERATURE_CODE [7]

**Table 9. INDEX 1 DATA STRUCTURE** (Data are transferred LSBit first.)

Data Frame Byte	Data Frame Bit	Threshold Table Bit
0	0	SENSOR_STATUS [0]
	7	SENSOR_STATUS [7]
1	8	MEASURED_REVERB_PER [0]
	15	MEASURED_REVERB_PER [7]
2	16	MEASURED_REVERB_PER [8]
	17	MEASURED_REVERB_PER [9]
	18	MEASURED_REVERB_PER [10]

**Table 10. INDEX 2A DATA STRUCTURE** (Data are transferred LSBit first.)

Data Frame Byte	Data Frame Bit	Threshold Table Bit
0	0	CARRIER_PER [0]
	7	CARRIER_PER [7]
1	8	CARRIER_PER [8]
	9	CARRIER_PER [9]
	10	CARRIER_PER [10]

**Table 11. INDEX 2B DATA STRUCTURE** (Data are transferred LSBit first.)

Data Frame Byte	Data Frame Bit	Threshold Table Bit
0	0	DTX_PER [0]
	7	DTX_PER [7]
1	8	DRX_PER [0]
	...	...
	15	DRX_PER [7]

**Table 12. INDEX 7 DATA STRUCTURE** (Data are transferred LSBit first.)

Data Frame Byte	Data Frame Bit	Threshold Table Bit
0	0	RX_GAIN_CODE [0]
	6	RX_GAIN_CODE [6]
	7	DYN_GAIN_ENA



# NCV75215

**Table 13. INDEX 10 DATA STRUCTURE** (Data are transferred LSBit first.) (continued)

Data Frame Byte	Data Frame Bit	Threshold Table Bit
6	48	END_OF_REVERB_TOUT [0]
	53	END_OF_REVERB_TOUT [5]
	54	ADV_IO_IND_SFE
	55	IO_TRANS_DIAG_ENA
7	56	END_OF_REVERB_THR
	57	IO_ECHO_PULSE_ENA
	58	PARASITIC_PEAK_MAG [0]
	59	PARASITIC_PEAK_MAG [1]
	60	TX_RX_PER_ENA
	61	WIDTH_PEAK_ENA

**Table 14. INDEX 12 DATA STRUCTURE** (Data are transferred LSBit first.)

Data Frame Byte	Data Frame Bit	Threshold Table Bit
0	0	MEAS_DATA0 [0]
	5	MEAS_DATA0 [5]
	6	MEAS_DATA1 [0]
	7	MEAS_DATA1 [1]
1	8	MEAS_DATA1 [2]
	11	MEAS_DATA1 [5]
	12	MEAS_DATA2 [0]
	15	<i>f</i>

# NCV75215




Figure 7. An EXAMPLE of TX Driver Current Characteristics

# NCV75215

**Table 17. INDEX 14B DATA STRUCTURE** (Data are transferred LSBit first.)

Data Frame Byte	Data Frame Bit	Threshold Table Bit
0	0	SENSOR_STATUS [0]
	7	SENSOR_STATUS [7]
1	8	MEAS_RES_LNG_TOF1 [0]
	15	MEAS_RES_LNG_TOF1 [7]
2	16	MEAS_RES_LNG_TOF1 [8]
	17	MEAS_RES_LNG_TOF1 [9]
	18	MEAS_RES_LNG_PEAK1 [0]
	..	
3	23	MEAS_RES_LNG_PEAK1 [5]
	24	MEAS_RES_LNG_WIDTH1 [0]
	...	
	29	MEAS_RES_LNG_WIDTH1 [5]

# NCV75215

## TEMPERATURE MEASUREMENT

Table 18. JUNCTION TEMPERATURE CONVERSION

Junction Temperature	TEMP[7:0] – Config. Mem. Idx 0
-60	16
-40	36
-20	56
0	76
20	95
40	116
60	136
80	156
100	176
120	197
140	217
160	238
170	248




Figure 8. Junction Temperature Transfer Function

THRESHOLDS

Table 21. THRESHOLD DELTA TIME THR<sub>x</sub>\_DTy[3:0]  
(Note 13)

THR <sub>x</sub> _DTy Code	Delta Time [μs]	THR <sub>x</sub> _DTy Code	Delta Time [μs]
0	100	8	1600
1	200	9	2000
2	300	10	2400
3	400	11	3200
4	600	12	4000
5	800	13	5200
6	1000	14	6400
7	1200	15	8000

13. x stands for index 1 or 2  
y stands for index from 0 to 11

Table 19. THRESHOLD TABLE SELECTION

Command Pulse (Measurement Type)	Threshold Table Used
T <sub>SND1</sub> or T <sub>REC1</sub>	THR1
T <sub>SND2</sub> or T <sub>REC2</sub>	THR2

Table 20. THRESHOLD LEVELS THR<sub>x</sub>\_LVLy[5:0]  
(Note 13)

Value	Interpretation
0	Lowest threshold level
63 (0x3F)	Highest threshold level (equivalent of full ADC range signal)




Figure 9. Threshold Curve Example



# NCV75215

**Table 22. THRESHOLD TABLE DATA IN CONFIGURATION MEMORY (INDEX 5 AND 6)**

(Data are transferred LSBit first)

Data Frame Byte	Data Frame Bit	Threshold Table Bit
0	0	THR <sub>x</sub> _LVL0 [0]
	5	THR <sub>x</sub> _LVL0 [5]
	6	THR <sub>x</sub> _LVL3 [0]
1	7	THR <sub>x</sub> _LVL3 [1]
	8	THR <sub>x</sub> _LVL1 [0]
	13	THR <sub>x</sub> _LVL1 [5]
2	14	THR <sub>x</sub> _LVL3 [2]
	15	THR <sub>x</sub> _LVL3 [3]
	16	THR <sub>x</sub> _LVL2 [0]
6	21	THR <sub>x</sub> _LVL2 [5]
	22	THR <sub>x</sub> _LVL3 [4]
	23	THR <sub>x</sub> _LVL3 [5]
7	48	THR <sub>x</sub> _LVL8 [0]
	53	THR <sub>x</sub> _LVL8 [5]
	54	THR <sub>x</sub> _LVL11 [0]
8	55	THR <sub>x</sub> _LVL11 [1]
	56	THR <sub>x</sub> _LVL9 [0]
	61	THR <sub>x</sub> _LVL9 [5]
9	62	THR <sub>x</sub> _LVL11 [2]
	63	THR <sub>x</sub> _LVL11 [3]
	64	THR <sub>x</sub> _LVL10 [0]
14	69	THR <sub>x</sub> _LVL10 [5]
	70	THR <sub>x</sub> _LVL11 [4]
	71	THR <sub>x</sub> _LVL11 [5]
	72	THR <sub>x</sub> _DT0 [0]
9		
	75	THR <sub>x</sub> _DT0 [3]
	76	THR <sub>x</sub> _DT1 [0]
14	79	THR <sub>x</sub> _DT1 [3]
	112	THR <sub>x</sub> _DT10 [0]
14	115	THR <sub>x</sub> _DT10 [3]
	116	THR <sub>x</sub> _DT11 [0]
	119	THR <sub>x</sub> _DT11 [3]

**NCV75215**

**DYNAMIC GAIN**

# NCV75215

Table 24. DYNAMIC GAIN FILTER COEFFICIENT DYN\_GAIN\_BW[1:0] CODE LUT (LOOK-UP TABLE):

DYN_GAIN_BW[1:0]	Filter Bandwidth	Coefficient "s"
0		

# NCV75215

## SUPER READ, SUPER WRITE

**Table 26. INDEX 11 READ DATA STRUCTURE** (Data are transferred LSBit first.)

Data Frame Byte	Data Frame Bit	Threshold Table Bit
0	0	CARRIER_PER [0]
	7	CARRIER_PER [7]
1	8	CARRIER_PER [8]
	9	CARRIER_PER [9]
	10	CARRIER_PER [10]
	11	RX_GAIN_CODE [0]
	15	RX_GAIN_CODE [4]
2	16	RX_GAIN_CODE [5]
	17	RX_GAIN_CODE [6]
	18	DYN_GAIN_ENA
	19	REVERB_MON_DUR [0]
	23	REVERB_MON_DUR [4]
	24	REVERB_MON_DUR [5]
25	REVERB_MON_DUR [6]	
	26	REVERB_MON_DUR [7]
	<i>f</i>	

# NCV75215

## COMMAND BYTE

*Command Code*

**Table 27. COMAND BYTE**

Command Code	Action
hex: 29 bin: 0010 1001	– unlocks EEPROM for next I/O Line command. EEPROM has to be unlocked first to successfully execute Program EEPROM and Refresh Configuration RAM. EEPROM is automatically locked after the finishing of any following command.
hex: D6 bin: 1101 0110	– store data in configuration memory marked “Yes” in EEPROM column in Table 1 into EEPROM
hex: 73 bin: 0111 0011	from EEPROM (items stored in EEPROM only)
hex: Ax bin: 1010 xxxx	– TP_ENA[3:0] <= CommandByte[3:0]
hex: E7 bin: 1110 0111	... – enables reading from Conf. RAM indexes <5 12>, otherwise there will be no response to I/O Line read command for Conf. RAM indexes <5 12>
hex: 18 bin: 0001 1000	... – disables reading from Conf. RAM indexes <5 12>
hex: 92 bin: 1001 0010	– The chip enters low consumption mode and it only accepts IO Line command bytes “De-activate low power mode” and “SW reset”. Normal operation is not possible.
hex: 5 bin: 0000 0101	– Normal mode is re-entered from low power mode and normal operation is restored. See Electrical Characteristic section for required wake time ( $t_{wake}$ ) to re-enter normal mode.
hex: 5A bin: 0101 1010	– Software activation of power-on reset (POR). This command effect is equal to POR.
others	no reaction

17. Reading from Conf. RAM indexes <5 12> is enabled after POR.

*Unlock EEPROM  
Program EEPROM*

*Unlock EEPROM  
Refresh Configuration RAM*

## CHIP ID

**Table 28. INDEX 15 DATA READ STRUCTURE** (Data are transferred LSBit first.)

Data Frame Byte	Data Frame Bit	Threshold Table Bit
0	0	IC_ID_MT [0]
	1	
	3	IC_ID_MT [3]
	4	IC_ID_FM [0]
	5	
	7	IC_ID_FM [3]

18. IC\_ID\_FM: Full mask silicon version. Completely modified silicon version.

19. IC\_ID\_MT: Metal tune silicon subversion. Small bugs can be fixed by different active components interconnection. Metal layers are modified but active silicon components remain the same.

20. The first silicon version is: IC\_ID\_FM = 1, IC\_ID\_MT = 1

21. The second silicon version is: IC\_ID\_FM = 2, IC\_ID\_MT = 1

CUSTOMER TEST OUTPUTS, TP\_ENA

Table 29. CUSTOMER TEST OUTPUTS, TP\_ENA

TP_ENA[3:0]	TST0	TST1	TST2	TST3
0000 (Default)	Hi-Z / 4 kΩ	Hi-Z / 4 kΩ	Hi-Z / 4 kΩ	Hi-Z / 4 kΩ
0001	Hi-Z / 4 kΩ	Hi-Z / 4 kΩ	THRESHOLD[9:0] PDM2	ECHO_MAG[9:0] PDM1
0010	Hi-Z / 4 kΩ	Hi-Z / 4 kΩ	ECHO_ENVELOPE PDM2	ECHO_MAG[9:0] PDM1
0011	Hi-Z / 4 kΩ	Hi-Z / 4 kΩ	Not Defined	Not Defined
0100	Hi-Z / 4 kΩ	Hi-Z / 4 kΩ	ECHO_DET	ECHO_MAG[9:0] PDM1
0101	Hi-Z / 4 kΩ	Hi-Z / 4 kΩ	Not Defined	Not Defined
0110	Hi-Z / 4 kΩ	Hi-Z / 4 kΩ	GAIN[7:0] PDM2	ECHO_MAG[9:0] PDM1
0111	Hi-Z / 4 kΩ	Hi-Z / 4 kΩ	IO_RXD	IO_DRV (input)
1000	Single Ended Analog RX Output	Permanent Digital Output Set to "1"	Hi-Z / 4k	Hi-Z / 4k
1001	Single Ended Analog RX Output	Permanent Digital Output Set to "1"	THRESHOLD[9:0] PDM2	ECHO_MAG[9:0] PDM1
1010	Single Ended Analog RX Output	Permanent Digital Output Set to "1"	ECHO_ENVELOPE PDM2	ECHO_MAG[9:0] PDM1
1011	Single Ended Analog RX Output	Permanent Digital Output Set to "1"	Not Defined	Not Defined
1100	Single Ended Analog RX Output	Permanent Digital Output Set to "1"	ECHO_DET	ECHO_MAG[9:0] PDM1
1101	Single Ended Analog RX Output	Permanent Digital Output Set to "1"	Not Defined	Not Defined
1110	Single Ended Analog RX Output	Permanent Digital Output Set to "1"	GAIN[7:0] PDM2	ECHO_MAG[9:0] PDM1
1111	Single Ended Analog RX Output	Permanent Digital Output Set to "1"	IO_RXD	IO_DRV (Input)

- 22. Hi-Z / 4 kΩ = IO is not driven but pull down active
- 23.  $VGA\_Gain = (analog(PDM2) / 20\text{ mV}) * (30 / 63)\text{ dB}$
- 24. Initial/POR value shall be 0 decimal ("0000" binary) – test outputs are disabled
- 25. GAIN[7:0] is effectively using half of the full-scale of PDM output
- 26. Threshold[9:0] is effectively using half of the full-scale of PDM output

Recommended External Low-pass Filter




Figure 11. Recommended PDM External Low-pass Filter

# NCV75215

## EEPROM PROGRAMMING SEQUENCE

## EEPROM ERROR CORRECTION BLOCK

Bit	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	
Data	P0	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	E4	D11	D12	D13	D14	D15
MSB																						
LSB																						

Figure 12. 16-bits Word SECDED Encoding

IO\_LINE\_CTRL (COMMAND PULSE, MEASUREMENT CONTROL, DATA COMMUNICATION)

star topology

Table 30. IO\_LINE COMMAND PULSE

Command Pulse	Min. Pulse Length [ $\mu$ s]*	Typ. Pulse Length [ $\mu$ s]	Max. Pulse Length [ $\mu$ s]*	Addressing	Description
T <sub>SND1</sub>	328	400	472	–	TX+RX (direct measurement with THR1 table)
T <sub>REC2</sub>	503	580	657	–	RX only (indirect measurement with THR2 table)
T <sub>REC1</sub>	697	780	863	–	RX only (indirect measurement with THR1 table)
T <sub>SND2</sub>	920	1010	1100	–	TX+RX (direct measurement with THR2 table)
T <sub>DATA</sub>	1172	1270	1368	R/nW, xxxx	Data communication

\*I/O Line command pulse, which is generated by ECref358.639 586.82.3.345 194.23 .6.943.has\*-.be alwayT2 1 range from minialed by n table -.00ximaled by n ta





$T_{SND1}/T_{SND2}$  Command (Direct Measurement); ADV\_IO\_ENA = 0




Figure 15. Send Command Sequence with Threshold Table 1 ( $T_{SND1}$ ) and Threshold Table 2 ( $T_{SND2}$ ) Noise Free and Defect Free Case

$T_{SND1}/T_{SND2}$  Command (Direct Measurement); ADV\_IO\_ENA = 1




Figure 16. Send Command Sequence with Threshold Table 1 ( $T_{SND1}$ ) and Threshold Table 2 ( $T_{SND2}$ ) Noise Free and Defect Free Case

# NCV75215

T<sub>REC1</sub>/T<sub>REC2</sub> Command (Indirect Measurement); ADV\_IO\_ENA = 0





Figure 17. Receive Command Sequence  
Noise Free and Defect Free Case


T<sub>REC1</sub>/T<sub>REC2</sub> Command (Indirect Measurement); ADV\_IO\_ENA = 1



ECHO\_DET signal is identifying that echo magnitude is above threshold (signal is debounced with T<sub>ve</sub> time)

Figure 18. Receive Command Sequence  
Noise Free and Defect Free Case

# NCV75215




Note: All NCV75215 generated timing has accuracy of 3%.

**Figure 19. I/O Line Noise Reporting and Sensor Defect Reporting (Diagnostic Pulse)  
for  $T_{SNDx}$  and  $T_{RECx}$  Commands**


# NCV75215

## DATA COMMUNICATION

### Read index data:



### Write index data:



**Figure 20. Read and Write Index Data**




Figure 21. BIT0/BIT1 Coding



**NCV75215**

**CHECKSUM**

---

# NCV75215

## ACKNOWLEDGE BIT





Figure 22. I/O Data Communication – Meaning of Acknowledge Bit



**SCALE 2:1**

**TSSOP-16 WB**  
CASE 948F  
ISSUE B

DATE 19 OCT 2006

**onsemi**, **onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi**

---

---