

NCV8164

PIN FUNCTION DESCRIPTION

Pin No. TSOP-5	Pin No. WDFNW6	Pin No. DFNW8	Pin Name	Description
1	6	8	IN	Input voltage supply pin
5	1	1	OUT	Regulated output voltage. The output should be bypassed with small 1 μ F ceramic capacitor
3	4	7	EN	Chip enable: Applying $V_{EN} < 0.25$ V disables the regulator, Pulling $V_{EN} > 0.7$ V enables the LDO
4 / -	3	3	PG	Power Good, open collector. Use 10 k Ω to 100 k Ω pull-up resistor connected to output or input voltage
2	5	6	GND	Common ground connection
- / 4	2	2	ADJ	Adjustable output feedback pin (for adjustable version only)
-	2	2	SNS	Sense feedback pin. Must be connected to OUT pin on PCB (for fixed versions only)
-	-	4, 5	N/C	Not connected, pin can be tied to ground plane for better power dissipation
-	EPAD	EPAD	EPAD	Expose pad should be tied to ground plane for better power dissipation

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	V_{IN}	-0.3 to 6	V
Output Voltage	V_{OUT}	-0.3 to $V_{IN}+0.3$, max. 6	V
Chip Enable Input	V_{CE}	-0.3 to 6	V
Power Good Voltage	V_{PG}	-0.3 to 6	V
Power Good Current	I_{PG}	30	mA
Output Short Circuit Duration	t_{SC}	unlimited	s
Maximum Junction Temperature	T_J	150	$^{\circ}$ C
Storage Temperature	T_{STG}	-55 to 150	$^{\circ}$ C
ESD Capability, Human Body Model (Note 2)	ESD_{HBM}	2000	V
ESD Capability, Charged Device Model (Note 2)	ESD_{CDM}	1000	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

NCV8164

THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
--------	--------	-------	------

THERMAL CHARACTERISTICS, TSOP-5 PACKAGE

Thermal Resistance, Junction-to-Ambient (Note 3)	R JA	158	°C/W
Thermal Resistance, Junction-to-Case (top)	R JC(top)	155	°C/W
Thermal Resistance, Junction-to-Case (bottom) (Note 4)	R JC(bot)	102	°C/W
Thermal Resistance, Junction-to-Board	R JB	197	°C/W
Characterization Parameter, Junction-to-Top	JT	40	°C/W
Characterization Parameter, Junction-to-Board	JB	82	°C/W

THERMAL CHARACTERISTICS, WDFNW6-2X2, 0.65 PITCH PACKAGE

Thermal Resistance, Junction-to-Ambient (Note 3)	R JA	51	°C/W
Thermal Resistance, Junction-to-Case (top)	R JC(top)	142	°C/W
Thermal Resistance, Junction-to-Case (bottom) (Note 4)	R JC(bot)	2.0	°C/W
Thermal Resistance, Junction-to-Board	R JB	117	°C/W
Characterization Parameter, Junction-to-Top	JT	1.9	°C/W
Characterization Parameter, Junction-to-Board	JB	7.7	°C/W

THERMAL CHARACTERISTICS, DFNW8-3X3, 0.65 PITCH PACKAGE

Thermal Resistance, Junction-to-Ambient (Note 3)	R JA	50	°C/W
Thermal Resistance, Junction-to-Case (top)	R JC(top)	142	°C/W
Thermal Resistance, Junction-to-Case (bottom) (Note 4)	R JC(bot)	7.9	°C/W
Thermal Resistance, Junction-to-Board	R JB	125	°C/W
Characterization Parameter, Junction-to-Top	JT	2.0	°C/W
Characterization Parameter, Junction-to-Board	JB	7.5	°C/W

- The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a high-K board, following the JEDEC51.7 guidelines with assumptions as above, in an environment described in JESD51-2a.
- The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the IC exposed pad. Test description can be found in the ANSI SEMI standard G30-88.



TYPICAL CHARACTERISTICS




Figure 2. Output Voltage vs. Temperature – V_{OUT} = 1.2 V




Figure 3. Output Voltage vs. Temperature – V_{OUT} = 1.8 V




Figure 4. Output Voltage vs. Temperature – V_{OUT} = 3.3 V

Figure 5. Dropout Voltage vs. Temperature – V_{OUT} = 1.2 V

Figure 6. Dropout Voltage vs. Temperature – V_{OUT} = 1.8 V

Figure 7. Dropout Voltage vs. Temperature – V_{OUT} = 3.3 V



NCV8164

Adjustable Version

$$V_{OUT} = V_{FIX} \times (1 + R1/R2) \quad (\text{eq. 4})$$




Figure 16. Adjustable Variant Application


×

×



NCV8164

ORDERING INFORMATION


Device part no.	Voltage Option	Marking	Option	Package
-----------------	----------------	---------	--------	---------




TSOP-5 3.00x1.50x0.95, 0.95P



GENERIC MARKING DIAGRAM*



Analog



Discrete/Logic





DFNW8 3x3, 0.65P
CASE 507AD
ISSUE A

SCALE 2:1

DATE 15 JUN 2018

NOTES:





WDFNW6 2x2, 0.65P

onsemi, **onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi**
