



THERMAL CHARACTERISTICS

Parameter	Symbol	Max	Unit
Junction-to-Case - Steady State (Note 2)	$R_{ heta JC}$	0.80	°C/W
Junction-to-Ambient - Steady State (Notes 1, 2)	$R_{ heta JA}$	45	°C/W

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise stated)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$		650	-	-	V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	I _D = 20 mA, refer to 25°C		-	0.15	-	V/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 650 V	T _J = 25°C	_	-	10	μΑ
			T _J = 175°C	_	-	1	mA
Gate-to-Source Leakage Current	I _{GSS}	V _{GS} = +18/-5 V, V _{DS} = 0 V		_	_	250	nA
ON CHARACTERISTICS							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = 8$ mA		1.8	2.8	4.3	V
Recommended Gate Voltage	V_{GOP}			-5	_	•	-

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise stated) (continued)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	1
-----------	--------	----------------	-----	-----	-----	------	---

TYPICAL CHARACTERISTICS

Figure 1. On–Region Characteristics



T_J, JU9 0 cm 00 0144.31.3008**9jtaga3** -EMPERA

Figure 3. On–Resistance Variation with Temperature

Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On–Resistance vs. Gate–to–Source Voltage


TYPICAL CHARACTERISTICS (Continued)

			-	\neg			1
			\Box			-	T
			-			-	7
			-	\neg			1
			\vdash	\rightarrow	_	\vdash	+
			í l				
			-	\neg		\vdash	1
			í l			1 1	1
			-		\neg		1
			í l			1 1	1
			\rightarrow	_	_	\vdash	4
			i I			1	1
			í l			1 1	1
			í l			1 1	1
			\vdash				1
			í l			1 1	1
			i I			1	1
			i I			1	1
			í l			1 1	1
			í l			1 1	1
			-	_	-	\vdash	+
					-		7
			-	-		\vdash	1
			\vdash	-	-	\vdash	+
			\longrightarrow	_	_	\vdash	4
			í l			1 1	1
			-	-		\vdash	+
			í l			1 1	1
			-	_		\vdash	1
			í l			1 1	1
			\longrightarrow	_		\vdash	4
			í l			1 1	1
			í l			1 1	1
			i I			1	1
			-	-	-	\vdash	+
			i I			1	1
			i l		- 1	1	1
			i l		- 1	1	1
			i l		- 1	1	1
			i l		- 1	1	1



TDFN4 8.00x8.00x1.00, 2.00PCASE 520AB ISSUE A

DATE 07 JUN 2024



RECOMMENDED LAND →

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code

A = Assembly Location

L = Wafer Lot

Y = Year

W = Work Week

■ = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

