% b ÷ C r % f

Onsem

.












DATASHEET

-£-\$32 !8#-&' | - m !9\$38 £-;' - T 3>'8 f ,!22'£T % ¤ Œ‡ T <% 13,1

Rev., ! 2 < !2602@OE

UF3SC065040B7S



Part Number	Package	Marking		
UF3SC065040B7S	D ² PAK-7L	UF3SC065040B7S		







Description

This SiC FET device is based on a unique 'cascode' circuit configuration , inwhich a normally-on SiC JFET is co-packagewith a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the $D^2PAK-7L$ package this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads , and any application requiring standard gate drive.

Features

On-resistance R_{DS(on)}: 42m: (typ)

Operating temperature: 175°C (max)

?\$'££'2; 8'='89' 8'\$3='8@V 88' ^\text{\$\text{\$\text{\$}}}CE2

Low body diode V_{FSD} : 1.5V Low gate charge: Q_{FSD} : 43nC

Threshold voltage $V_{G(th)}$: 5V (typ) allowing 0 to 15V drive Package creepage and clearance distance > 6.1mm Kelvin source pin for optimized switching performance

ESD protected, HBM class 2

Typical applications

Any controlled environment such as

Telecom and Server Power

Industrial power supplies

Power factor correction modules

Motor drives

Induction heating









Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V _{DS}		650	V
Gate-source voltage	V _{GS}	DC	-25 to +25	V
Continuous drain current ¹		T _C = 25°C	43	Α
Continuous drain current	I _D	T _C = 100°C	31.5	А
Pulsed drain current ²	I _{DM}	T _C = 25°C	125	А
Single pulsed avalanche energy	E _{AS}	L=15mH, l _{AS} =3.19A	76	mJ
Power dissipation	P _{tot}	T _C = 25°C	195	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T_J , T_{STG}		-55 to 175	°C
Reflow soldering temperature	T _{solder}	reflow MSL 3	245	°C

- 1. Limited by $T_{J,max}$
- 2. Pulse width $\frak t_b$ limited by $\frak T_{J,max}$
- 3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Dorameter	Symbol	Toot Conditions		Value		Units
Parameter	Symbol Test Conditions		Min	Тур	Max	Offics
Thermal resistance, junction-to-case	R _{TIC}			0.59	0.77	°C/W









Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions		Value		Units
raineter	Cymbol	rest conditions	Min	Тур	Max	Offics
Drain-source breakdown voltage	BV_{DS}	$V_{GS}=0V$, $I_{D}=1mA$	650			V
Total drain lookaga aurrent	1	V_{DS} =650V, V_{GS} =0V, T_J =25°C		0.7	150	FA
Total drain leakage current		V_{DS} =650V, V_{GS} =0V, T_J =175°C		10		r A
Total gate leakage current	I _{GSS}	$V_{DS}=0V, T_{J}=25$ °C, $V_{GS}=-20V/+20V$		6	20	FA
		V_{GS} =12V, I_D =30A, I_J =25°C		42	52	
Drain-source on-resistanc.[(=2)3.002				59		
		V _{GS} =12V, Ь=30A, Т _J =175°С		78		
	$V_{G(th)} \ R_G$		4	5 4.5	6	V :

Typical Performance - Reverse Diode

Diode continuous forward current ¹	I _S	T _C =25°C	Min	Тур	Max 43	А
						A
Diode pulse current ²	I _{S,pulse}	T _C =25°C			125	Α
Forward voltage	V_{FSD}	V _{GS} =0V,		1.5	1.75	V
Forward voltage	V FSD	V _{GS} =0V, k=20A, T _J =175°C		1.8		V
	Q_{rr}			185		nC
	t _{rr}			31		ns
	Q_{rr}			155		nC
	t _{rr}			30		ns







Typical Performance Diagrams




Figure 1. Typical output characteristics at $T_J = -55$ °C, tp < 250 Rs

Figure 2. Typical output characteristics at $T_J = 25$ °C, tp < 250 Rs

Figure 3. Typical output characteristics at $T_J = 175$ °C, tp < 250 Rs

Figure 4. Normalized on-resistance vs. temperature at $V_{\text{GS}}\!=\!12V$ and $J_{\!\!D}\!=\!30A$









Figure 5. Typical drain-source on-resistances at $\frac{1}{2}$ S = 12V

Figure 6. Typical transfer characteristics at $V_{S} = 5V$

Figure 7. Threshold voltage vs. junction temperature at $V_{DS} = 5 V$ and $\slashed{b} = 10 mA$

Figure 8. Typical gate charge at $\frac{1}{2}$ S = 400V and $\frac{1}{6}$ = 30A



FET-Jet Calculato

















Eggenels 22n Rections sere (E) Se(no) Cher(g) & Qinfors :) (Oinfort on) 2

Applications Information

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small R_{G} , or gate resistor, provides better EMI suppression with higher efficiency compared to using a high R_{G} value. There is no extra gate delay time when using the snubber circuitry, and a small R_{G} will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high R_{G} will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high R_{G} , while greatly reducing E_{OFF} from mid-to-full load range with only a small increase in E_{DN} . Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com



TO263-7L (D2PAK-7L) PACKAGE OUTLINE, PART MARKING, TAPE AND REEL SPECIFICATION				Page 2 of 4
DS_TO_263_7L				Rev D

PART MARKING



Template: FOR-000530 Rev G

TO263-7L (D2PAK-7L MARKING, TAPE AND) PACKAGE REEL SPECIFIC	,	PART	Page 3 of 4
DS_TO_263_7L				Rev D

TO263-7L (D2PAK-7L) PACKAGE OUTLINE, PART MARKING, TAPE AND REEL SPECIFICATION Page 4 of 4

DS_TO_263_7L

