



/ rnm r b ut ns mi[™], p s visit ur w bsit t www. ns mi.c m Silicon Carbide (SiC) Cascode JFET -EliteSiC, Power N-Channel, TO-247-3L, 1200 V, 35 mohm

Part Number UJ3C120040K3S Package TO-247-3L Marking UJ3C120040K3S









Learn More

Electrical Characteristics ($T_J = +25^{\circ}C$ unless otherwise specified)

Typical Performance - Static

Min(T





Typical Performance - Dynamic

	Symbol	Test Conditions	Value			
Parameter			Min	Тур	Max	- Units
Input capacitance	C _{iss}	– V _{DS} =100V, V _{GS} =0V – f=100kHz		1500		pF
Output capacitance	C _{oss}			210		
Reverse transfer capacitance	C _{rss}			1.7		
Effective output capacitance, energy related	C _{oss(er)}	V _{DS} =0V to 800V, V _{GS} =0V		112		pF
Effective output capacitance, time related	C _{oss(tr)}	V _{DS} =0V to 800V, V _{GS} =0V		280		pF
C _{OSS} stored energy	E _{oss}	V _{DS} =800V, V _{GS} =0V		35.6		mJ
Total gate charge	Q _G	- V _{DS} =800V, I _D =40A, $-$ V _{GS} = -5V to15V $-$		51		nC
Gate-drain charge	Q _{GD}			11		
Gate-source charge	Q_{GS}			19		
Turn-on delay time	t _{d(on)}	V_{DS} =800V, I_D =40A, Gate Driver =-5V to +15V, Turn-on $R_{G,EXT}$ =1W, Turn-off $R_{G,EXT}$ =20W Inductive Load, FWD: UJ3D1250K T_J =150°C		33		ns
Rise time	t _r			20		
Turn-off delay time	t _{d(off)}			63		
Fall time	t _f			20		
Turn-on energy	E _{ON}			930		mJ
Turn-off energy	E _{OFF}			299		
Total switching energy	E _{total}			1229		









Figure 5. Typical drain-source on-resistances at V_{GS} = 12V

Figure 6. Typical transfer characteristics at V_{DS} = 5V

Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA

Figure 8. Typical gate charge at V_{DS} = 800V and I_{D} = 40A









Figure 13. Typical capacitances at f = 100kHz and V_{GS} = 0V









Figure 17. Safe operation area at T_{C} = 25°C, D = 0, Parameter t_{p}

Figure 18. Clamped inductive switching energy vs. drain current at $T_J = 150^{\circ}C$











Figure 21. Clamped inductive switching energy vs. junction temperature at V_{DS} = 800V and I_D = 40A

Applications Information

SIC FETs are enhancement-mode power switches formed by a highvoltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with UnitedSiC assumes no liability whatsoever relating to the choice, standard gate drivers and offers superior performance in terms of low on-resistance (R_{DS(on)}), output capacitance (C_{oss}), gate charge (Q_G), and herein. reverse recovery charge (Qrr) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

Disclaimer

UnitedSiC reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

selection or use of the UnitedSiC products and services described



А	0.185	0.209	4.699	5.309
A1	0.087	0.102	2.21	2.61
A2	0.059	0.098	1.499	

onsemi, , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or incruit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi