




# AP0101 IC


P19:  
Short 1-2 (Default)





P19:  
Close -> Default






P4 (SADDR):  
Pins 2-3(GND) I2C Addr --> 0x90 (default)  
Pins 1-2(+HVDDIO) I2C Addr --> 0xBA




P6 (STANDBY) Tri-stage:  
Pins 2-3(GND) --> Standby mode  
Pins 1-2(+3V3) --> Active mode (default)  
Open -> Auto Control by serial



P3:  
Short 2-3 (Default)



P8 (GPIO1\_LED):  
Pins 2-3 --> Set to GPO  
Pins 1-2 --> Set to GPI



(DNL)

SPI PROGRAMMING CONNECTOR

P7 (SPI Memory Selection):  
Jumper 2-3 -> FLASH disable  
Jumper 1-2 -> EEPROM disable

SPI EEPROM  
(1Mbit)

SPI FLASH  
(512Kbit)


HOST Mode(Default)  
P5 = Short 1-2/P45 = Open => SPI\_SDI = GND

FLASH Mode  
P5 = Open/P45 = Open => SPI\_SDI = Flash/EEPROM Data

AUTO Config Mode  
P5 = Short 1-2/P45 = Short 1-2 => SPI\_SDI = High Impedance

Serial Control  
P5 = Open/P45 = Open => SPI\_SDI = Serial control mode type

Device Address:0x82






# External Interface



Demo2X I/F

Demo2X I/F

Parallel Data Level Shifter  
(HeadBoard -> AP0101 board )



NOE	DIR	Operation
L	L	B --> A
L	H	A --> B
H	X	Isolation






# FPGA Interface

H\_DATA9  
H\_DATA7

H\_DATA11  
H\_DATA10  
H\_DATA8  
H\_FV  
H\_LV  
H\_DATA12  
H\_DATA6  
H\_DATA5  
H\_DATA4

H\_DATA0  
GPIO3\_D17  
GPIO4\_D18  
H\_DATA3  
H\_DATA1  
GPIO5\_D19  
GPIO2\_D16  
H\_DATA2



H\_PIXCLK

H\_DATA15  
H\_DATA14  
H\_DATA13

DEMO\_LV

DEMO\_D15  
DEMO\_D12  
DEMO\_FV  
DEMO\_D1  
DEMO\_D6  
DEMO\_D7  
DEMO\_D2

DEMO\_D11  
DEMO\_D8

DEMO\_D5  
DEMO\_D10  
DEMO\_D4  
DEMO\_D9

DEMO\_D13

(DNL) (DNL)

(DNL)

AS Mode	MSEL2	MSEL1	MSEL0	Remark
Standard	0	1	0	Default
Fast	1	0	1	



